# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.








IMAGE EVALUATION TEST TARGET (MT-3)







PHOTOGRAPHIC SCIENCES CORPORATION
770 BASKET ROAD
P.O. BOX 338
WEBSTER, NEW YORK 14580
(716) 265-1600



# microunity

# Zeus System Architecture

COPYRIGHT 1998 MICROUNITY SYSTEMS ENGINEERING, INC. ALL RIGHTS RESERVED.



Craig Hansen Chief Architect

MicroUnity Systems Engineering, Inc. 475 Potrero Avenue Sunnyvale, CA 94086.4118 Phone: 408.734.8100 Fax: 408.734.8136

email: craig@microunity.com http://www.microunity.com

		•
PBGNT#	Ю	I THE TOTAL CONTROL OF CONTROL PARTICION AND SELECTION OF THE PARTICION OF
		Dual processors to indicate that but arbitration has
	<u> </u>	completed, granting a new master access to the him
PBREO#	Ю	Private Bus REQuest is driven between Primary and
		Dual processors to request a new master access to the
		bus.
PCD	0	Page Cache Disable is driven with address to
		indicate a not cacheable transaction.
PCHK#	0	Parity CHeck is asserted (driven low) two bus clocks
		after data appears with odd parity on enabled bytes.
PHIT#	10	Private HIT is driven between Primary and Dual
	1	processors to indicate that the current read or write
	l	transaction addresses a valid cache sub-block in the
	1	slave processor.
PHITM#	Ю	
ı	1	Dual processors to indicate that the current read or
	Ì	write transaction addresses a modified cache sub-block
	l	in the slave processor.
PICCLK	1	Programmable Interrupt Controller CLock is not
	1	implemented.
PICD1PICD0	Ю	
-		implemented.
PEN#		Parity Enable, if active on the data cycle, allows a
		parity error to cause a bus error machine check.
PM1PM0	0	Performance Monitoring is an emulator signal.
PRDY	10	Probe ReaDY is not implemented.
PWT	ō	Page Write Through is driven with address to
		indicate a not write allocate transaction.
R/S#	1	Run/Stop is not implemented.
RESET		RESET causes a processor reset.
SCYC	0	Split CYCle is assessed during how to a
		Split CYCle is asserted during bus lock to indicate that more than two transactions are in the series of
		bus transactions.
SMI#		System Management Interrupt in
		System Management Interrupt is an emulator signal.
SMIACT#	0	
		System Management Interrupt ACTive is an emulator signal.
STPCLK#	$\overline{}$	STOP CLock is an emulator signal.
TCK	<del>;                                    </del>	Test Clack follows 1555 1:40:
TDI	$\vdash$	Test CLock follows IEEE 1149.1.
TDO	-	Test Data Input follows IEEE 1149.1.
TMS	-	Test Data Output follows IEEE 1149.1.
TRST#		Test Mode Select follows IEEE 1149.1.
VCC2	-	Test ReSet follows IEEE 1149.1.
VCC3	-!	VCC of 2.8V at 25 pins
	닞	VCC of 3.3V at 28 pins
VCC2DET#	0	VCC2 DETect sets appropriate VCC2 voltage level.
VSS	-	vas supplied at 53 pins
W/R#	0	Write/Read is driven with address to indicate write

Tue, Aug 17, 1999

Bus interface Electrical Specifications

		vs. read transaction.
WB/WT#	-	Write Back/Write Through is returned to indicate
		that data is permitted to be cached as write back.

# **Electrical Specifications**

These preliminary electrical specifications provide AC and DC parameters that are required for "Super Socket 7" compatibility.

Clock rate	66 N	#1z	75 N	AHz	100	MHz	133	MHz	
Parameter	min	max	min	max	min	max	min	max	unit
CLK frequency	33.3	66.7	37.5	75	50	100		133	MHz
CLK period	15.0	30.0	13.3	26.3	10.0	20.0			ns
CLK high time (22V)	4.0		4.0		3.0				กร
CLK low time (\$0.8V)	4.0		4.0		3.0				ณ
CLK rise time (0.8V->2V)	0.15	1.5	0.15	1.5	0.15	1.5			ns
CLK fall time (2V->0.8V)	0.15	1.5	0.15	1.5	0.15	1.5			ns
CLK period stability		250		250		250			ρs

A313 valid delay									_
ADS# valid delay		Ш		1.1		1.1	4.0		ns
ADSs float delay							7.0		ns
ADSC# valid delay		1.0		1.0	4.5	1.0	4.0		ns
ADSC# float delay					7.0		7.0		ns
AP valid delay		1.0		1.0	4.5	1.0	4.0		ns
AP float delay					7.0		7.0		ns
APCHX\$ valid delay  1.0 8.3 1.0 4.5 1.0 4.5 ns  BE7.0\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  BE7.0\$ float delay  1.0 10.0 7.0 7.0 ns  BP3.0 valid delay  1.0 10.0 7.0 7.0 ns  BREC valid delay  1.0 10.0 7.0 1.0 4.5 1.0 4.0 ns  CACHE\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  CACHE\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  CACHE\$ float delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  D/C\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  D/C\$ float delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  D/C\$ float delay  1.0 7.0 7.0 7.0 ns  D63.0 write data valid delay  1.0 7.0 7.0 7.0 ns  D63.0 write data valid delay  1.0 7.0 7.0 7.0 ns  DP7.0 write data valid delay  1.0 8.3 1.3 4.5 1.3 4.5 ns  DP7.0 write data float delay  1.0 8.3 1.0 4.5 1.0 4.5 ns  HIT\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  HITM\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 6.8 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns  FERR\$ valid delay  1.0 7.0 1.0 4.5 1.0 4.0 ns		1.0	8.5	1.0	5.5	1.0	5.5		ns
BE70\$ valid delay	AP float delay		10.0		7.0		7.0		ns
BE70# float delay         10.0         7.0         7.0         ns           BP3.0 valid delay         1.0         10.0         ns         ns           BREO valid delay         1.0         8.0         1.0         4.5         1.0         4.0         ns           CACHE# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# float delay         1.0         7.0         7.0         7.0         ns         ns           D63.0 write data float delay         1.0         7.0         7.0         ns         ns           DP70 write data float delay         1.0         7.0         7.0         ns         ns           DP70 write data float delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           HIT# valid delay	APCHK# valid delay	1.0	8.3	1.0	4.5	1.0	4.5		ns
BP30 valid delay         1.0         10.0          ns           BREO valid delay         1.0         8.0         1.0         4.5         1.0         4.0         ns           CACHE# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           CACHE# float delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# float delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D63.0 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           D63.0 write data float delay         10.0         7.0         7.0         7.0         ns           D63.0 write data float delay         1.0         7.0         7.0         7.0         ns           D63.0 write data float delay         1.0         7.0         7.0         7.0         ns           D67.0 write data float delay         1.0         8.3         1.0         4.5         1.0         4.5		1.0	7.0	1.0	4.5	i.0	4.0		ns
BREO valid delay         1,0         8.0         1,0         4.5         1,0         4.0         ns           CACHE# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C# valid delay         10.0         7.0         7.0         7.0         ns           D/C# float delay         10.0         7.0         7.0         ns           D63.0 write data float delay         10.0         7.0         7.0         ns           DP7.0 write data float delay         10.0         7.0         7.0         ns           DP7.0 write data float delay         10.0         7.0         7.0         ns           DP7.0 write data float delay         1.0         8.3         1.0         4.5         1.3         4.5         ns           DP7.0 write data float delay         1.0         8.3         1.0         4.5         1.0         4.5         ns <t< td=""><td>BE70# float delay</td><td></td><td>10.0</td><td></td><td>7.0</td><td></td><td>7.0</td><td></td><td>ns</td></t<>	BE70# float delay		10.0		7.0		7.0		ns
CACHES valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns CACHES float delay 10.0 7.0 7.0 7.0 ns D/Cs valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns D/Cs float delay 1.0 7.0 1.0 4.5 1.0 4.0 ns D/Cs float delay 10.0 7.0 7.0 7.0 ns D63.0 write data valid delay 10.0 7.0 7.0 ns D63.0 write data float delay 10.0 7.0 7.0 ns D7.0 write data float delay 1.3 7.5 1.3 4.5 1.3 4.5 ns D7.0 write data float delay 10.0 7.0 7.0 ns DP7.0 write data float delay 10.0 7.0 7.0 ns FERRs valid delay 1.0 8.3 1.0 4.5 1.3 4.5 ns HITs valid delay 1.0 6.8 1.0 4.5 1.0 4.0 ns HITMs valid delay 1.1 6.0 1.1 4.5 1.1 4.0 ns HITMs valid delay 1.0 6.8 1.0 4.5 1.0 4.0 ns LOCKs valid delay 1.0 8.3 ns PCD valid delay 1.0 7.0 7.0 7.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns PCD valid delay 1.0 8.0 ns PCD valid delay 1.0 8.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns PCD valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns SCYC valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns SCYC valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns SCYC valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns SCYC valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns SCYC float delay 1.0 7.0 1.0 4.5 1.0 4.0 ns SCYC valid delay 1.0 7.0 1.0 4.5 1.0 4.0 ns		1.0	10.0						ns
CACHE® float delay         10.0         7.0         7.0         ns           D/C® valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           D/C® float delay         10.0         7.0         7.0         ns         ns           D63.0 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           D63.0 write data float delay         10.0         7.0         7.0         ns         ns           D63.0 write data float delay         10.0         7.0         7.0         ns         ns           DP7.0 write data float delay         1.0         8.3         1.0         4.5         1.3         4.5         ns           DP7.0 write data float delay         1.0         8.3         1.0         4.5         1.0         ns           FERR® valid delay         1.0         6.8         1.0         4.5         1.0         4.5         ns           HITM® valid delay         1.1         6.0         1.1         4.5         1.1         4.0         ns           HITM® valid delay         1.0         8.3         1.0         4.5         1.0         4.0         ns		1.0	8.0	1.0	4.5	1.0	4.0		ns
D/C# raised delay         1,0         7.0         1.0         4.5         1.0         4.0         ns           D/C# float delay         10.0         7.0         7.0         7.0         ns           D63.0 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           DP7.0 write data float delay         1.0         7.0         7.0         7.0         ns           DP7.0 write data float delay         1.0         7.0         7.0         7.0         ns           DP7.0 write data float delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           FERR# valid delay         1.0         8.8         1.0         4.5         1.0         4.5         ns           HITM# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HILDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           LOCK# valid delay         1.0         8.3         1.0         4.5         1.0         4.0         ns           LOCK# valid delay         1.0         5.9         1.0         4.5 <td>CACHE# valid delay</td> <td>1.0</td> <td>7.0</td> <td>1.0</td> <td>4.5</td> <td>1.0</td> <td>4.0</td> <td></td> <td>ns</td>	CACHE# valid delay	1.0	7.0	1.0	4.5	1.0	4.0		ns
D/C# float delay         10.0         7.0         7.0         ns           D63.0 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           D63.0 write data float delay         10.0         7.0         7.0         ns         ns           DP70 write data float delay         1.0         7.5         1.3         4.5         1.3         4.5         ns           DP70 write data float delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           FERR# valid delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           HIT# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HITM# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           IERR# valid delay         1.0         8.3          ns         ns           LOCK# valid delay         1.0         7.0         7.0         7.0         ns	CACHE# float delay		10.0		7.0		7.0		ns
D/C# float delay         10.0         7.0         7.0         ns           D63.0 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           D63.0 write data float delay         10.0         7.0         7.0         ns         ns           DP7.0 write data float delay         10.0         7.0         7.0         ns         ns           DP7.0 write data float delay         10.0         7.0         7.0         ns         ns           FERR# valid delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           HITM# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HERR# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           LOCK# valid delay         1.0         8.3	D/C# valid delay	1.0	7.0	1.0	4.5	1.0	4.0		
D630 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           D630 write data float delay         10.0         7.0         7.0         ns           DP70 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           DP70 write data float delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           FERR# valid delay         1.0         6.8         1.0         4.5         1.0         4.5         ns           HITM# valid delay         1.1         6.0         1.1         4.5         1.1         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           IERR# valid delay         1.0         8.3         1.1         4.0         ns         ns           LOCK# float delay         1.0         5.9 <td>D/C# float delay</td> <td></td> <td>10.0</td> <td></td> <td>7.0</td> <td></td> <td>7.0</td> <td>_</td> <td></td>	D/C# float delay		10.0		7.0		7.0	_	
D630 write data float delay         10.0         7.0         7.0         ns           DP70 write data valid delay         1.3         7.5         1.3         4.5         1.3         4.5         ns           DP70 write data float delay         10.0         7.0         7.0         ns         ns           FERR® valid delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           HITM® valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HITM® valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         8.3         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         8.3         1.0         4.5         1.0         4.0         ns           LOCK# valid delay         1.0         8.3         1.1         4.0         ns         ns           LOCK# float delay         1.0         5.9         1.0         4.5         <	D630 write data valid delay	1.3	7.5	1.3	4.5	1.3	4.5		
DP70 write data float delay         10.0         7.0         7.0         ns           FERR# valid delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           HIT# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HITM# valid delay         1.1         6.0         1.1         4.5         1.1         4.0         ns           HITM# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HILDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           IERR# valid delay         1.0         8.3         —         —         ns         ns           LOCK# valid delay         1.0         8.3         —         —         ns         ns           LOCK# valid delay         1.0         5.9         1.0         4.5         1.1         4.0         ns           M/IO# float delay         1.0         5.9         1.0         4.5         1.0         4.0         ns           PCD valid delay         1.0         7.0         1.0         4.5         1.0	D630 write data float delay		10.0		7.0		7.0		
DP70 write data float delay         10.0         7.0         7.0         ns           FERR# valid delay         1.0         8.3         1.0         4.5         1.0         4.5         ns           HIT# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HITM# valid delay         1.1         6.0         1.1         4.5         1.1         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HLDA valid delay         1.0         8.3         —         —         ns         ns           HLDA valid delay         1.0         8.3         —         —         ns         ns           HLDA valid delay         1.0         8.3         —         —         ns         ns           HLDA valid delay         1.0         8.3         —         —         ns         ns           LOCK# valid delay         1.0         8.3         —         —         7.0         ns           M/IO# valid delay         1.0         5.9         1.0         4.5         1.0         4.0         ns           PCD vali	DP70 write data valid delay	1.3	7.5	1.3	4.5	1.3	4.5		ns
FERR# valid delay         1.0         8.3         1.0         4.5         1.0         4.5           HIT# valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           HITM# valid delay         1.1         6.0         1.1         4.5         1.1         4.0         ns           HLDA valid delay         1.0         6.8         1.0         4.5         1.0         4.0         ns           IERR# valid delay         1.0         8.3           ns           LOCK# valid delay         1.1         7.0         1.1         4.5         1.1         4.0         ns           LOCK# float delay         1.0         5.9         1.0         4.5         1.0         4.0         ns           M/IO# valid delay         1.0         5.9         1.0         4.5         1.0         4.0         ns           PCD valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PCD float delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PMT valid delay         1.0         7.0         1.0	DP70 write data float delay		10.0		7.0				ns
HITM# valid delay	FERR# valid delay	1.0	8.3	1.0	4.5	1.0	4.5		
HITM# valid delay	HIT# valid delay	1.0	6.8	1.0	4.5	1.0	4.0		ns
IERR* valid delay	HITM# valid delay	111	6.0	1.1.	4.5		4.0		
LOCK# valid delay         1.1         7.0         1.1         4.5         1.1         4.0         ns           LOCK# float delay         10.0         7.0         7.0         ns           M/IO# valid delay         1.0         5.9         1.0         4.5         1.0         4.0         ns           M/IO# float delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PCD valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PCD float delay         1.0         7.0         1.0         4.5         1.0         4.0         ns            PCHK# valid delay         1.0         10.0	HLDA valid delay	1.0	6.8	1.0	4.5	1.0	4.0		ns
LOCK# float delay       10.0       7.0       7.0       ns         M/IO# valid delay       1.0       5.9       1.0       4.5       1.0       4.0       ns         M/IO# float delay       10.0       7.0       7.0       7.0       ns         PCD valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         PCD float delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         PCHK# valid delay       1.0       10.0       0       4.5       1.0       4.5       ns         PM1.0 valid delay       1.0       10.0       0       0       ns       ns         PWT valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         PWT float delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         SCYC valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         SMIACT# valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         W/R# valid delay       1.0       7.0       1.0       4.5       1.0 <td>IERR* valid delay</td> <td>1.0</td> <td>8.3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>ns</td>	IERR* valid delay	1.0	8.3						ns
LOCK# float delay       10.0       7.0       7.0       ns         M/IO# valid delay       1.0       5.9       1.0       4.5       1.0       4.0       ns         M/IO# float delay       10.0       7.0       1.0       4.5       1.0       4.0       ns         PCD valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         PCD float delay       1.0       7.0       1.0       4.5       1.0       4.5       ns         PCHK# valid delay       1.0       10.0		1.1	7.0	1.1	4.5	1.1	4.0		ns
M/IO# valid delay         I,Q         5.9         I.0         4.5         I.0         4.0         ns           M/IO# float delay         10.0         7.0         7.0         7.0         ns           PCD valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PCD float delay         1.0         7.0         1.0         4.5         1.0         4.5         ns           PCHK# valid delay         1.0         1.0         4.5         1.0         4.5         ns           PMI_0 valid delay         1.0         1.0         0         0         0         ns           PWT valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PWT float delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SMIACT# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           W/R# valid delay         1.0         7.0         1.0         4.5         1	LOCK# float delay		10.0		7.0		7.0		
M/IO# float delay       10.0       7.0       7.0       ns         PCD valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         PCD float delay       10.0       7.0       7.0       7.0       ns         PCHK# valid delay       1.0       1.0       4.5       1.0       4.5       ns         PM10 valid delay       1.0       10.0       0       0       ns       ns         PWT valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         PWT float delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         SCYC valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns         SMIACT# valid delay       1.0       7.3       1.0       4.5       1.0       4.0       ns         W/R# valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns	M/IO# valid delay	1.0	5.9	1.0	4.5	1.0	4.0		
PCD float delay         10 °C         7.0         7.0         ns           PCHK* valid delay         1 °C         1.0         1.0         4.5         1.0         4.5         ns           PM10 valid delay         1.0         10.0           ns         ns           PRDY valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PWT valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC float delay         1.0         7.3         1.0         4.5         1.0         4.0         ns           SMIACT* valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           W/R* valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns	M/IO# float delay		10.0		7.0		7.0		_
PCHKs         valid delay         1 C         7.0         1.0         4.5         1.0         4.5         ns           PM1.0 valid delay         1.0         10.0            ns           PRDY valid delay         1.0         8.0            ns           PWT valid delay         1.0         7.0         1.0         4.5         1.0         4.0            PWT float delay         1.0         7.0         1.0         4.5         1.0         4.0            SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0            SMIACT# valid delay         1.0         7.3         1.0         4.5         1.0         4.0            W/R# valid delay         1.0         7.0         1.0         4.5         1.0         4.0	PCD valid delay	1.0	7.0	1.0	4.5	1.0	4.0		ns
PM1.0 valid delay       1.0 10.0       ns         PRDY valid delay       1.0 8.0       ns         PWT valid delay       1.0 7.0 1.0 4.5 1.0 4.0       ns         PWT float delay       10.0 7.0 1.0 4.5 1.0 4.0       ns         SCYC valid delay       1.0 7.0 1.0 4.5 1.0 4.0       ns         SCYC float delay       10.0 7.0 1.0 4.5 1.0 4.0       ns         SMIACT# valid delay       1.0 7.3 1.0 4.5 1.0 4.0       ns         W/R# valid delay       1.0 7.0 1.0 4.5 1.0 4.0       ns	PCD float delay		100		7.0		7.0		ns
PRDY valid delay         1.0         8.0         ns           PWT valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PWT float delay         10.0         7.0         7.0         ns         ns           SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC float delay         10.0         7.0         7.0         ns           SMIACT# valid delay         1.0         7.3         1.0         4.5         1.0         4.0         ns           W/R# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns	PCHK# valid delay	13	7.ō	1.0	4.5	1.0	4.5		ns
PRDY valid delay         1.0         8.0         ns           PWT valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           PWT float delay         10.0         7.0         7.0         ns         ns           SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC float delay         1.0         7.3         1.0         4.5         1.0         4.0         ns           SMIACT# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           W/R# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns		1.0	10.0						ns
PWT float delay         10.0         7.0         7.0         ns           SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC float delay         10.0         7.0         7.0         7.0         ns           SMIACT# valid delay         1.0         7.3         1.0         4.5         1.0         4.0         ns           W/R# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns	PRDY valid delay	1.0	8.0						
PWT float delay         10.0         7.0         7.0         ns           SCYC valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns           SCYC float delay         10.0         7.0         7.0         7.0         ns           SMIACT# valid delay         1.0         7.3         1.0         4.5         1.0         4.0         ns           W/R# valid delay         1.0         7.0         1.0         4.5         1.0         4.0         ns		1.0	7.0	1.0	4.5	1.0	4.0		ns
SCYC valid delay       1,0       7.0       1.0       4.5       1.0       4.0       ns         SCYC float delay       10.0       7.0       7.0       7.0       ns         SMIACT# valid delay       1.0       7.3       1.0       4.5       1.0       4.0       ns         W/R# valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns			10.0		7.0		7.0		
SCYC float delay       10.0       7.0       7.0       ns         SMIACT# valid delay       1.0       7.3       1.0       4.5       1.0       4.0       ns         W/R# valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns		1.0	7.0	1.0	4.5	1.0	4.0		$\overline{}$
SMIACT# valid delay       1.0       7.3       1.0       4.5       1.0       4.0       ns         W/R# valid delay       1.0       7.0       1.0       4.5       1.0       4.0       ns			10.0		7.0		7.0		$\overline{}$
		1.0	7.3	1.0	•	1.0			
		1.0	7.0	1.0	4.5	1.0	4.0		ns
	W/R# float delay		10.0		7.0		7.0		ns

Zeus System Architecture	Tuc,	Aug 17, 1999	Bus interface Decincal Specifications		
				- Actinus specinusium	
A31: 5 setup time	6.0	10	3.0	ns	
A31.5 hold time	1.0	1.0	1.0	ns	
AZOM# setup time	5.0	3.0	3.0	ns	
A20M# hold time	1.0	1.0	1.0	ns	
AHOLD setup time	5.5	3.5	3.5	ns	
AHOLD hold time	11.0	110	1.0	ns	
AP setup time		1.7	11.7	ns ns	
AP hold time	5	10	1.0	ns	
BOFF# setup time	5.5	3.5	3.5	Ins	
BOFF# hold time	1.0	1.0	1.0	ns	
BRDY# setup time	5.0	3.0	3.0	ns	
BRDY# hold time	1.0	11.0	10	ns	
BRDYC# setup time	5.0	3.0	3.0	ns ns	
BRDYC# hold time	1.0	1.0	1.0	ns	
BUSCHK# setup time	5.0	3.0	30	ns ns	
BUSCHIKE hold time	1.0	1.0	1.0	ns ns	
D630 read data setup time	2.8	11.7	17	ns	
D630 read data hold time	1.5	115	1.5	ns ns	
DP7.0 read data setup time	2.8	1131	117	<del></del>	
DP7.0 read data hold time	1.5	115	1.5	ns	
EADS# setup time	5.0	13.6	3.0	ns	
EADS# hold time	1.0	<del>- 118  </del>	10	ns	
EWBE# setup time	5.0	<del>-   10</del>   -	1:51	Ins Ins	
EWBE# hold time	1.0	<del></del>	11.0	ns	
rLUSH# setup time	5.0	<del>- 113</del> +-	11.7	ns ns	
FLUSH# hold time	1.0		10	Ins Ins	
FLUSHe async pulse width	2	15.0		ns ns	
HOLD setup time	5.0	<del> i,,  </del>	1.7	CLK	
HOLD hold time	<del></del>	115		ns	
	1.5	1.5	1.5	ns	
IGNNEs setup time	5.0		1.7	ns	
IGNNE® hold time	1.0	1.0	11.0	Ins Ins	
IGNNES async pulse width	2	2	2	CLX	
INIT setup time	15.0	1.7	1.7	ns	
INIT hold time	1.0	10	1.0	<u>ns</u>	
INIT async pulse widu	2	2	2	CLK	
INTR setup time	5.0	1.7	1.7	ns ns	
INTR hold time	11.0	1.0	11.0	ns	
INV setup time	5.0	1.7	1.7	ns	
INV hold time	1.0	1.0	1.0	ns	
KEN# setup time	15.0	30	3.0	ns	
KEN# hold time	1.0	1.0	1.0	ns	
NA# setup time	4.5	17	1.7	ns	
NA hold time	1.0	110	1.0	ns	
NMI setup time	5.0	17	1.7	ns	
NMI : Jid time	1.0	10	10	ns	
NMI async pulse width	2	2	2	CLK	

/.cux	71	3 f f. I	m .'	\n	,,,,,,,	(H	ift

Tuc,	Aue	17.	1999
,			

4.8

## Bus interface Electrical Specifications

COPA In A A A A				
PENe hold time	1.0	1.0	1.0	ns
R/Se setup time	5.0	1.7	1.7	. ns
R/S# hold time	1.0	1.0	1.0	ns
R/S# async white width	2	2	2	CLK
SMI# setup time	5.0	1.7	1.7	ns
SMI# hold time	1.0	1.0	1.0	ns
SMIP ASYNC DULK WIGH	2	2	2:	CLK
STPCLK# setup time	50	1.7	1.7	ns
STPCLK# hold time	1.0	1.0	1.0	ns
WB/WTo setup time	4.5	1.7	1.7	ns
WB/W/a hold time	1.0	1.0	1.0	ns
RESET setup time	5.0	1.7.	1.7	ns
RESET hold time	1.0	1.0	1.0	ns
RESET pulse width	15	15	115	CLK
RESET active	1.0	1.0	1.0	ms
BF2ú setup time	1.0	1.0	1.0	ms
BF20 hold time	2	2	2	CLK
BRDYCO hold time	1.0	1.0	1.0	ns
BRDYC# setup time	2	2	2	CLK
BRDYC# hold time	2	2	2	CIX
FLUSH# setup time	5.0	1.7	1.7	ns
FLUSH hold time	1.0	1.0	1.0	ns
FLUSH# setup time	2	2	2	CLK
FLUSHI hold time	2	2	<del>-   -   -   -   -   -   -   -   -   -  </del>	- CIR

Zeus System Architecture	Tue, Aug 17, 1999					Electric	Pus interface cal Specifications		
PBREO# flight time	0	2.0			<del></del>	<del></del>		Ins	
PBGNT# flight time	lo l	2.0	<del>  </del>		<del> </del>	+	<del> </del> -	ns	
PHIT# flight time	10	2.0	<del>                                     </del>		+	┪—	+	ns	
PHITM# flight time	10	1.8	<del>                                     </del>		+	+	+	ns	
A31.5 setup time	3.7	1	<del>                                     </del>		+	+	+	ns	
A315 hold time	0.8	1			┼	<del> </del>	<del> </del>	ns	
D/C# setup time	4.0	1	1		╅──	+	+	ns	
D/C# hold time	0.8		1		┼─-	+	<del>                                     </del>	ns	
W/R# setup time	4.0				<del>                                     </del>	<del>                                     </del>		ns	
W/P# hold time	0.8		<del>                                     </del>		<del>                                     </del>	<del> </del>	+	ns	
CACHE# setup time	4.0	1	<del>                                     </del>		+	<del>                                     </del>	1	ns	
CACHE® hold time	1.0	<del> </del>			╁	1-	+-	ns	
LOCK# setup time	4.0				<del> </del>	<del>                                     </del>	<del> </del>	ns	
LOCK# hold time	0.8			_	1	<del>                                     </del>	<del> </del>	ns	
SCYC setup time	4.0				†	╅	<del> </del>	ns	
SCYC hold time	0.8		<del>                                     </del>		1-	<del> </del> -	<del> </del>	ns	
ADS# setup time	5.8	1		<del>-  </del>	_	<del> </del>	<del> </del>	ns	
ADS# hold time	0.8				<del>                                     </del>	1-		ns	
M/IO# setup time	5.8				<del>                                     </del>	<del> </del>	<del>                                     </del>	ns	
M/IO# hold time	0.8			_	1	1	1	25	
HIT# setup time	6.0				†	<del> </del>		ns	
HITs hold time	1.0				<del>                                     </del>	<del> </del>		2	
HITM≠ setup time	6.0				<del>                                     </del>	<del>1</del>	<del>                                     </del>	ns	
HITM# hold time	0.7				_	<del>                                     </del>		ns	
HLDA setup time	6.0				<del>                                     </del>	<del>                                     </del>		ns	
HLDA hold time	0.8				<del> </del>	1		ns	
DPEN# valid time	$\top$	10.0			_			CLK	
DPEN# hold time	2.0				<del>                                     </del>	<del>                                     </del>	-	cik	
D/P# valid delay (primary)	1.0	8.0				<u> </u>		ns	
TCK frequency	7	25			135				
TCK period	40.0	43	<del></del>	100	25	<b></b>		MHz	
TCK high time (22v)	14.0	<del>  </del>		14.0	<del> </del>			ns	
TCK low time (\$0.8V)	14.0		<del></del>		<b>-</b>			ns	
TCK rise time (0.8V->2V)	1.4.0	50		14.0				ns	
TCK fall time (2V->0.8V)		5.0 5.0			5.0			ns	
TRST# pulse width	120.0	2.0		155	5.0	<b>—</b>		ns	
Lusta borse Middl	30.0			30.0		<b>.</b>		ns	

TDI setup time	5.0		5.0		ns
TDI hold time	9.0		9.0		ns
TMS setup time	5.0		5.0		ns
TMS hold time	9.0		9.0		ns
TDO valid delay	3.0	13.0	3.0	13.0	ns
TDO float delay		16.0		16.0	ns
all outputs valid delay	3.0	13.0	3.0	13.0	ns
all outputs float delay		16.0		16.0	ns
all inputs setup time	5.0		5.0		ns
all inputs hold time	9.0		9.0		ns

# **Bus Control Register**

The Bus Control Register provides direct control of Emulator signals, selecting output states and active input states for these signals.

The layout of the Bus Control Register is designed to match the assignment of signals to the Event Register.

Tuc, Aug 17, 1999

Bus interface Emulator agnals

number	control
0	Reserved
1	A20M# active level
2	BFO active level
3	BF1 active level
4	BF2 active level
5	BUSCHK active level
6	FLUSH# active level
7	FRCMC# active level
8	IGNNE# active level
9	INIT active level
10	INTR active level
11	NMI active level
12	SMI# active level
13	STPCLK# active level
14	CPUTYP active at reset
15	DPEN#active at reset
16	FLUSH# active at reset
17	INIT active at reset
3118	Reserved
32	Bus lock
33	Split cycle
34	BPO output
35	BP1 output
36	BP2 output
37	BP3 output
38	FERR# output
39	IERR# output
40	PM0 output
41	PM1 output
42	SMIACT# output
6343	Reserved

# **Emulator signals**

Several of the signals, A20M#, INIT, NMI, SMI#, STPCLK#, IGNNE# are inputs that have purposes primarily defined by the needs of allo processor emulation. They have no direct purpose in the Zeus processor, other than to signal an event, which is handled by software. Each of these signals is an input sampled on the rising edge of each bus clock, if the input signal matches the active level specified in the bus control register, the corresponding bit in the event register is set. The bit in the event register remains set even if the signal is no longer active, until cleared by software. If the event register bit is cleared by software, it is set again on each bus clock that the signal is sampled active.

#### A20M#

A20M# (address bit 20 mask inverted), when asserted (low), directs an x86 emulator to generate physical addresses for which bit 20 is zero.

The A20M# bit of the bus control register selects which level of the A20M# signal will generate an event in the A20M# bit of the event register. Clearing (to 0) the A20M# bit of the bus control register will cause the A20M# bit of the event register to be set when the A20M# signal is asserted (low).

Asserting the A20M# signal causes the emulator to modify all current TB mappings to produce a zero value for his 20 of the byte address. The A20M# bit of the bus control register is then set (to 1) to cause the A20M# bit of the event register to be set when the A20M# signal is released (high).

Releasing the .\20M# signal causes the emulator to restore the TB mapping to the original state. The \A20M# bit of the bus control register is then cleared (to 0) again, to cause the \A20M# bit of the event register to be set when the \A20M# signal is asserted (low).

## INI

INIT (initialize) when asserted (high), directs an x86 emulator to begin execution of the external ROM BIOS.

The INIT bit of the bus control register is normally set (to 1) to cause the INIT bit of the event register to be set when the INIT signal is asserted (high).

## INTR

INTR (maskable interrupt) when asserted (high), directs an x86 emulator to simulate a maskable interrupt by generating two bicked interrupt acknowlege special cycles. External hardware will normally release the INTR signal between the first and second interrupt acknowlege special cycle.

The INTR bit of the bus control register is normally set (to 1) to cause the INTR bit of the event register to be set when the INTR signal is asserted (high).

#### NMI

NMI (non-maskable interrupt) when asserted (high), directs an xH0 emulator to simulate a non-maskable interrupt. External hardware will normally release the NMI signal.

The NMI bit of the bus control register is normally set (to 1) to cause the NMI bit of the event register to be set when the NMI signal is asserted (high).

Tue, Aug 17, 1999

Bus interface

## SMI#

SMIP (system management interrupt inverted) when asserted (low), directs an x86 emulator to simulate a system management interrupt by flushing coches and saving registers, and asserting (low) SMIACT# (system management interrupt active inverted). External hardware well normally release the SMI#.

The SMI# bit of the bus control register is normally cleared (to 0) to cause the SMI# bit of the event register to be set when the SMI# signal is asserted (low).

## **STPCLK#**

STPCLK# (stop clock inverted) when asserted (low), directs an x86 emulator to simulate a stop clock interrupt by flushing caches and saving registers, and performing a stop grant special cycle.

The STPCLK# bit of the bus control register is normally cleared (to 0) to cause the STPCLK# bit of the event register to be set when the STPCLK# signal is asserted (low).

Software must set (to 1) the STPCLK# bit of the bus control register to cause the STPCLK# bit of the event register to be set when the STPCLK# signal is released (high) to resume execution. Software must class producing bus operations after the stop grant special cycle. Usually, software will use the B.HALT instruction in all threads to cease performing operations. The processor PLL continues to operate, and the processor must still sample INIT, INTR, RESET, NMI, SMI# (to place them in the event register) and respond to RESET and inquire and smoop transactions, so long as the bus clock continues operating.

The bus clock itself cannot be stopped until the stop grant special cycle. If the bus clock is stopped, it must stop in the low (0) state. The bus clock must be operating at frequency for at least 1 ms before releasing STPCLK# or releasing RESET. While the bus clock is stopped, the processor does not sample inputs or responds to RESET or inquire or stoop transactions.

External hardware will normally release STPCLK# when it is desired to resume execution. The processor should respond to the STPCLK# bit in the event register by a adening one or more threads.

## **IGNNE**\*

IGNNE# (address bit 20 mask inverted), when asserted (hisk), directs an x86 emulator to ignore numeric errors.

The IGNNE# bit of the bus control register selects which level of the IGNNE# signal will generate an event in the IGNNE# bit of the event register. Clearing (to 0) the IGNNE# bit of the bus control register will cause the IGNNE# bit of the event register to be set when the IGNNE# signal is asserted (low).

Asserting the IGNNE# signal causes the emulator to modify its processing to ignore numeric errors, if suitably enabled to do so. The IGNNE# bit of the bus control register is then set (to 1) to cause the IGNNE# bit of the event register to be set when the IGNNE# signal is released (high).

Releasing the IGNNE# signal causes the emulator to restore the emulation to the original state. The IGNNE# bit of the bus control register is then cleared (to 0) again, to cause the IGNNE# bit of the event register to be set when the IGNNE# signal is asserted (low).

## Emulator output signals

Several of the signals, BPA.BPO, FERR#, IERR#, PM1..PM0, SMIACT# are outputs that have purposes primarity defined by the needs of x86 processor emulation. They are deven from the bus control register that can be written by software.

# Bus snooping

Zeus support the "Socket "" protocols for inquiry, invalidation and coherence of eache lines. The protocols are implemented in hardware and do not interrupt the processor as a result of bus activity. Cache access cycles may be "stolen" for this purpose, which may delay completion of processor memory activity.

## **Definition**

del SnoopPhysicaBus as

```
//wait for transaction on bus or inquiry cycle
do
wait
white BRDY# = 0
pag; 3 ← Ag; 3
op ← W/R# 7 W R
cc ← CACHE# || PWT || PCD
enddef
```

# Locked cycles

Lucked cycles occur as a result of synchronization operations (Store swap instructions) performed by the processor. For x86 emulation, locked cycles also occur as a result of setting specific memory mapped control registers.

#### Locked synchronization instruction

Bus lock (LOCK#) is asserted (low) automatically as a result of store-swap instructions that generate bus activity, which always perform locked read-modify write cycles on 64 bits of data. Note that store swap instructions that are performed on cache sub-blocks that are in the E or M state need not generate bus activity.

Tuc, Aug 17, 1999

Bus interface Sampled per Clock

## Locked sequences of bus transactions

Bus lock (LCCK#) is also asserted (low) on subsequent bus transactions by writing a one (1) to the bus lock bit of the bus control register. Split cycle (SCYC) is similarly asserted (high) if a one (1) is also written to the split cycle bit of the bus emulation control register.

All subsequent bus transactions will be performed as a locked sequence of transactions, asserting bus lock (LCCK# low) and optionally split cycle (SCYC high), until zeroes (f) are written to the bus lock and split cycle bits of the bus control register. The next bus transaction completes the locked sequence, releasing bus lock (LOCK# high) and split cycle (SCYC low) at the end of the transaction. If the locked transaction must be aborted because of bus activity such as backoff, a lock broken event is signalled and the bus lock is released.

Unless special care is taken, the bus transactions of all threads occur as part of the locked sequence of transactions. Software can do so by interrupting all other threads until the locked sequence is completed. Software should also take case to avoid feeching instructions during the locked sequence, such as by executing instructions out of niche or ROM memory. Software should also take care to avoid terminating the sequence with event handling prior to releasing the bus lock, such as by executing the sequence with events disabled (other than the lock broken event).

The purpose of this facility is primarily for x86 emulation purposes, in which we are willing to perform vile acts (such as stopping all the other threads) in the name of compatibility. It is possible to take special care in hardware to sort out the activity of other threads, and break the lock in response to events. In doing so, the bus unit must defer bus activity generated by other threads until the locked sequence is completed. The bus unit should inhibit event hundling while the bus is locked.

# Sampled at Reset

Certain pins are sampled at reset and made available in the event register.

CPUTYP Primary or Dual processor

PICD0[DPEN#] Dual processing enable

FLUSH# Tristate test mode

INIT Built-in self test

# Sampled per Clock

Certain pins are sampled per clock and changes are made available in the event register.

A20M# address bit 20 mask

BF[1.0] bus frequency

BUSCHK# bus check

FLUSH# cache flush request

FRCMC#functional redundancy check - not implemented on Pentium MMX

IGNNE#ignore numeric error

INIT

re-initialize pentium processor

INTR

external interrupt

NAIl non-maskable interrupt

R/S#

tun/stup

\*IM2

system management

STPCLK#

sup dock

# **Bus Access**

The "Socket 7" bus performs transfers of 1-8 bytes within an octlet boundary or 32 bytes on a triclet boundary.

Transfers sized at 16 bytes (hexlet) are not available as a single transaction, they are performed as two bus transactions.

Bus transactions begin by gaining control of the bus (TODO: not shown), and in the initial cycle, asserting ADS#, M/IO#, A, BE#, W/R#, CACHE#, PWT, and PCD. These signal-indicate the type, size, and address of the transaction. One or more octlets of data are returned on a read (the external system asserts BRIDY# and/or NA# and D), or accepted on a write (TODO not shown).

The external system is permitted to affect the eacheability and exclusivity of data returned to the processor, using the KEN# and WB/WT# signals.

#### **Definition**

def datacen - AccessPhysicaBusipa.size.cc.op.wdj as

```
// divide transfers sted between octiet and hexiet into two parts
// also divide transfers which cross octiet boundary into two parts
if (64<stes128) or ((stee64) and (stee8*pa<sub>2.0</sub>>64)) then
data0.cen \( \to \text{Access*PhysicalBusipa.64-8*pa<sub>2.0</sub>-cc.op.wo)
if cen=0 then

\[
\text{pal} \iff \text{pa}_{63} \ 411110^3
\]
\[
\text{data1.cen} \lefta \text{Access*PhysicalBusipa1.stee8*pa<sub>2.0</sub>-64.cc.op.wo)
\]
\[
\text{data} \iff \text{data1}_{127.64} \ 11 \ \text{data0}_{63.0}
\]
\[
\text{endif}
```

Bus inserface Bus Access

```
ADS# - 0
    M/IOF -- I
    Asi - Pasi J
    for i ← 0 to 7
         8€# ← pez_0 ≤ I < pez_0+#24/8
    endfor
    W/N - top = W)
         CACHED - - (cc & WT)
         PWT - KC - WT)
         PCD - ICE & CDI
         white (SRDYS = 1) and (NAS = 1)
         //Iron spec doesn't say whether IENS should be ignored if no CACHES 
//AND spec says IENS should be ignored if no CACHES
         cen - - RENN and (cc & W/) //cen-1 if wicks is cacheable
         sen - WB/WTB and jot + WTJ //sen=1 if stolet is exclusive
         f cen then
              05 - 64 PM_3
              CHANGE - DILO
              white BEDYE . I
              GH263-164*04.64*04 - D63.0
              white BRDW . I
              G3634138*06.1128*06 - D63.0
              white BRDW . 1
              Q113634145.001145.00 - De3'0
              cs -- 64'pa<sub>3</sub>
              decayoner - Des. o
         endf
         CACHES - ture - 254
         PWT - KC . WTI
         PCD - NY & COI
         white (BROYS - 1) and (NVS - 1)
         men - WE/WTO and pc = WT
Reas - cen II men
```

# Other bus cycles

Input/Output transfers, Interrupt acknowledge and special bus cycles (stop prant, flush acknowledge, writeback, halt, flush, shutdown) are performed by uncached leads and stores to a memory-mapped control region.

M/IO#	D/C#	W/R#	CACHE#	KEN#	cycle
0	0	0	1	X	interrupt acknowledge
0	0	1	1	X	special cycles (intel pg 6-33)
0	1	0	1	X	VO read, 32-bits or less, non- cacheable, 16-bit address
0	1	1	1	X	I/O write, 32-bits or less, non-cacheable, 16-bit address
.1	0	X	X	X	code read (not implemented)
1	1	0	1	X	non-cacheable read
1	1	0	X	1	non-cacheable read
1	1	0	0	0	cacheable read
1	1	1	] 1	X	non-cacheable write
1	1	1	0	X	cache writeback

## Special cycles

An interrupt acknowlege cycle is performed by two byte loads to the control space (de=1), the first with a byte address (ba) of 4 (A31..3=0, BE4#=0, BE7..5,3..0#=1), the second with a byte address (ba) of 0 (A31..3=0, BE0#=0, BE7..1#=1). The first byte read is ignored; the second byte contains the interrupt vector. The external system normally releases INTR between the first and second byte load.

A shutdown special cycle is performed by a byte store to the control space (dc=1) with a byte address (ba) of 0 (A31...3=0, BE0#=0, BE7..1#=1).

A flush special cycle is performed by a byte store to the control space (de=1) with a byte address (ba) of 1 (A31..3=0, BE1#=0, BE7..2,0#=1).

A halt special cycle is performed by a byte store to the control space (de=1) with a byte address (ba) of 2 (A31...3=0, BE2#=0, BE7...3,1..0#=1).

A stop grant special cycle is performed by a layer store to the control space (de=1) with a byte address (ba) of 0x12 (A31...3=2, BE2#=0, BE7...3,1...0#=1).

A writeback special cycle is performed by a byte store to the control space (dc=1) with a byte address (ba) of 3 (A31...3=0, BF3#=0, BF7..4,2..0#=1).

A flush acknowledge special cycle is performed by a byte store to the control space (dc=1) with a byte address (ba) of 4 (A31..3=0, BE4#=0, BE7..5,3..0#=1).

MicroUnity

Tuc, Aug 17, 1999

Bus interface Other bus cycles

A back trace message special cycle is performed by a byte store to the control space (de=1) with a byte address (ba) of 5 (A31..3=0, BE5#=0, BE7..6,4..0#=1).

Performing load or store operations of other sizes (doublet, quadlet, octlet, hexlet) to the control space (de=1) or operations with other byte address (ba) values produce bus operations which are not defined by the "Super Socket 7" specifications and have undefined effect on the system.

#### I/O cycles

An input cycle is performed by a byte, doublet, or quadlet load to the data space (de=0), with a byte address (ba) of the I/O address. The address may not be aligned, and if it crosses an octlet boundary, will be performed as two separate cycles.

An output cycle is performed by a byte, doublet, or quadlet store to the data space (dc=0), with a byte address (ba) of the I/O address. The address may not be aligned, and if it crosses an octlet boundary, will be performed as two separate cycles.

Performing load or store operations of other sizes (octlet, hexlet) to the data space (dc=0) produce hus operations which are not defined by the "Super Socket 7" specifications and have undefined effect on the system.

#### Physical address

The other bus cycles are accessed explicitly by uncached memory accesses to particular physical address ranges. Appropriately sized load and sto 2 operations must be used to perform the specific bus cycles required for proper operations. The de field must equal 0 for 1/O operations, and must equal 1 for control operations. Within this address range, bus transactions are sized no greater than 4 bytes (quadlet) and do not cross quadlet boundaries.

The physical address of a other bus cycle data/control de, byte address ba is:

63	2423 1615	
FFFF FFFF 0B00 0000 6324	dc	ba
40	8	16

#### **Definition**

del data - AccessPhysicaOtherBus(pa,size,op,wd) as

```
D/Ce ← -pa<sub>16</sub>

A<sub>31 3</sub> ← 0<sup>16</sup> 11 pa<sub>15 3</sub>

for i ← 0 to 7

BE# ← pa<sub>2 0</sub> ≤ i < pa<sub>2 0</sub>-size/8

endfor

W/Re ← jop = W)

CACHE# ← 1

PW7 ← 1

PCD ← 1

do

wat

white |BRDY# = 1| and |NA# = 1|

# |op=R| then

os ← 64*pa<sub>3</sub>

data<sub>63*OL.05</sub> ← D<sub>63.0</sub>

end#

end#

end#

end#

end#

end#

end#

end#

end#
```

Tuc, Aug 17, 1999

Events and Threads
Other bus cycles

# **Events and Threads**

Exceptions signal several kinds of events: (1) events that are indicative of failure of the software or hardware, such as arithmetic overflow or parity error. (2) events that are hidden from the virtual process model, such as translation buffer misses, (3) events that infrequently occur, but may require corrective action, such as floating-point underflow. In addition, there are (4) external events that cause scheduling of a computational process, such as clock events or completion of a disk transfer.

Each of these types of events require the interruption of the current flow of execution, handling of the exception or event, and in some cases, descheduling of the current task and reacheduling of another. The Zeus processor provides a mechanism that is based on the multi-threaded execution model of Mach. Mach divides the well-known UNIX process model into two parts, one called a task, which encompasses the virtual memory space, file and resource state, and the other called a thread, which includes the program counter, stack space, and other register file state. The sum of a Mach task and a Mach thread exactly equals one UNIX process, and the Mach model allows a task to be associated with several threads. On one processor at any one moment in time, at least one task with one thread is running.

In the taxonomy of events described above, the cause of the event may either be synchronous to the currently running thread, generally types 1, 2, and 3, or asynchronous and associated with another task and thread that is not currently running, generally type 4.

For these events, Zeus will suspend the currently running thread in the current task, saving a minimum of registers, and continue execution at a new program counter. The event handler may perform some minimal computation and return, restoring the current threads' registers, or save the remaining registers and switch to a new task or thread context.

Facilities of the exception, memory management, and interface systems are themselves memory mapped, in order to provide for the manipulation of these facilities by high-level language, compiled code. The sole exception is the register file itself, for which standard store and load instructions can save and restore the state.

#### **Definition**

```
del Threadith as
     forever
          catch exception
               # #EventRegister and EventMask[th]] # 0) then
                     d ExceptionState=0 then
                          raise Eventinterrupt
                     endil
               endé
               inst - LoadMemoryX[ProgramCounter,ProgramCounter,32,L]
               Instructionlinsti
          endcatch
          case exception of
                Eventinter rupt.
                Reserved instruction,
               AccessDisallowedByVirtualAddress,
                AccessDisallowedByTag,
```

```
AccessDisallowedByGlobalTB,
                AccessDisallowedByLocalTB,
                AccessDetailRequiredByTag.
                ArcessDetailRequiredByGlobalTB,
                AccessDetailRequiredByLocalTB,
                MINIMODATE,
                MasinLocalTB.
                FixedFoint/Inthrmetic,
                FloatingPointArithmetic,
                GatewayDisallowed:
                     case ExcuptionState of
                                PerformException[exception]
                           1:
                                PerformException(SecondException)
                           2:
                                raise ThirdException
                     endcase
                TakenBranch:
                     ContinuationState - [ExceptionState=0] 7 0 : ContinuationState
                TakenBranchContinue:
                     /" nothing "/
                ivone, others:
                     ProgramCounter ← ProgramCounter + 4
                     ContinuationState - [ExceptionState=0] 7 0 : ContinuationState
          endcase
     endlorever
enddel
Definition
del PerformException/exception/ as
     v ← (exception > 7) 7 7 : exception
     t - LoadMemory(ExceptionBase,ExceptionBase+Thread*128+64+8*v,64,L)
     of ExceptionState in O then
          u - RegRead(3,128) | 1 | RegRead(2,128) | 1 | RegRead(1,128) | 1 | RegRead(0,128) | StoreMemory(ExceptionBase,ExceptionBase,Thread*128,512,Luj
          RegWrite(0,64,ProgramCounter63...2 | 1 | PrivilegeLevel
          RegWreel 1.64. Exception Base+Thread* 1281
           RegWhte|2,64,exception|
           RegWhite(3,64,FailingAddress)
     PrivilegeLevel - 11.0
     ProgramCounter \leftarrow t_{63..2} \cdot 11^{-0.2}
     case exception of
          AccessDetailRequiredByTag.
           AccessDetailRequiredByGlobalTB,
          AccessDetailRequiredByLocalTB:
                ContinuationState - ContinuationState + 1
                /" nothing "/
     endcase
     ExceptionState - ExceptionState + 1
enddel
```

```
Zeus System Architecture
```

```
Tuc, Aug 17, 1999
```

Events and Threads Other bus cycles

## Definition

```
del PerformAccessDetail(exception) as

if |ContinuationState = 0| or |ExceptionState = 0| then
raise exception
else

ContinuationState ← ContinuationState - 1
endif
enddel
```

#### **Definition**

```
def BranchBackird.rc.rb) as

c ← RegRead(rc, 64)

if (rd ≠ 0) or(rc ≠ 0) or (rb ≠ 0) then
rase ReservedInstruction
endif


a ← Load(Memory)(ExceptionBase,ExceptionBase+Thread*128,128,L)

if PrivilegeLevel → c1_0 then
PrivilegeLevel ← c1_0
endif
ProgramCounter ← c63_2 11 0²
ExceptionState ← 0
RegWrite(rd,128,a)
rase TakenBranchContinue
enddef
```


The following data is stored into memory at the Exception Storage Address

511		384383		256255		128127		0
	RF[3]		RF[2j		RF[1]		RF[0]	
	128		128	······································	128		128	
511				·				384
				RF[3]				
				128				
383								256
				RF[2]				
				128				
255								128
				RF[1]				
				128				
127								0
				RF[0]				
				128				

The following data is loaded from memory at the Exception Vector Address:



The following data replaces the original contents of RF[3..0]:



at: access type: 0=r, 1=w, 2=x, 3=g

as: access size in bytes

TODO: add size, access type to exception data in pseudocode.

# **Ephemeral Program State**

Ephemeral Program State (EPS) is defined as program state which affects the operation of certain instructions, but which does not need to be saved and restored as part of user state.

Because these bits are not saved and restured, the sizes and values described here are not visible to software. The sizes and values described here were chosen to be convenient for the definitions in this documentation. Any mapping of these values which does not alter the functions described may be used in a conforming implementation. For example, either of the EPS states may be implemented as a thermometer-coded vector, or the ContinuationState field may be represented with specific values for each AccessDetailRequired exception which an instruction execution may encounter.

Tue, Aug 17, 1999

Events and Threads Event Regimes

There are eight bits of EPS:

PIR	Name	Meaning
10	ExceptionState	0: Normal processing. Asynchronous events and Synchronous exceptions enabled.
		1: Event/Exception handling: Synchronous exceptions cause SecondException. Asynchronous events are masked.
]		2: Second exception handling: Synchronous
		exceptions cause a machine check. Asynchronous
		events are masked.
		3: illegal state
		This field is incremented by handling an event or exception, and cleared by the Branch Back instruction.
72	ContinuationState	Continuation state for AccessDetailRequired
		exceptions. A value of zero enables all exceptions
		of this kind. The value is increased by one for each AccessDetailRequired exception handled, for which that many AccessDetailRequired exceptions
		are continued past (ignored) on re-execution in normal processing (ex=0). Any other kind of
		exception, or the completion of an instruction
	•	under normal processing causes the continuation
		state to be reset to zero. State does not need to be saved on context switch.

The ContinuationState bits are ephemeral because if they are cleared as a result of a context switch, the associated exceptions can happen over again. The AccessDetail exception handlers will then set the bits again, as they were before the context switch. In the case where an AccessDetail exception handler must indicate an error, care must be taken to perform some instruction at the target of the Branch Back instruction by the exception handler is exited that will operate properly with ContinuationState=0.

The ExceptionState bits are ephemeral because they are explicitly set by event handling and cleared by the termination of event handling, including event handling that results in a context switch.

# **Event Register**

Events are single-bit messages used to communicate the occurrence of events between threads and interface devices.

630
event
44

The Event Register appears at several locations in memory, with slightly different side effects on read and write operations.

offset	side effect on read	side effect on write
0	none: return event register contents	normal: write data into event register
256	staff thread until contents of event register is non-zero, then return event-register contents	stall thread until bitwise and of data and event register contents is non-zero
512	return zero value (so read- modify-write for byte/doublet/ quadlet store works)	one bits in data set (to one) corresponding event register bits
768	return zero value (so read- modify-write for byte/doublet/ quadlet store works)	one bits in data clear (to zero) corresponding event register bits

#### Physical address

The Event Register appears at three different locations, for which three functions of the Event Register are performed as described above. The physical address of an Event Register for function f, byte b is:

63	2423	10987		32 O	)
FFFF FFFF 0F00 0000 6324	0	1	0	Ь	Ì
40	14	2	5	3	J

#### Definition

```
def data ← AccessPhysicalEventRegister(pa,op,wdata) as

f ← pay_8

If (pa23_10 = 0) and (pay_4 = 0) and (f ≠ 1) then

case f 11 op of

0 11 R:

data ← 0<sup>64</sup> 11 EventRegister

2 11 R, 3 11 R:

data ← 0

0 11 W:

EventRegister ← wdata_3_0

2 11 W:

EventRegister ← EventRegister or wdata_3_0

3 11 W:

EventRegister ← EventRegister and -wdata_3_0

endcase

else

data ← 0

endif

enddef
```

Tue, Aug 17, 1999

Events and Threads Event Mask

#### Events:

The table below shows the events and their corresponding event number. The priority of these events is soft, in that dispatching from the event register is controlled by software.

TODO notwithstanding the above, using the E.I.OGMOST.U instruction is handy for prioritizing these events, so if you've got a preference as to numbering, speak up!

number	event
0	Clock
1	A20M# active
2	BFO active
3	BF1 active
4	BF2 active
5	BUSCHK# active
6	FLUSH# active
7	FRCMC# active
8	IGNNE# active
9	INIT active
10	INTR active
11 .	NMI active
12	SMI# active
13	STPCLK# active
14	CPUTYP active at reset (Primary vs Dual processor)
15	DPEN#active at reset (Dual processing enable - driven low
	by dual processor
16	FLUSH# active at reset (tristate test mode)
17	INIT active at reset
18	Bus lock broken
19	BRYRC# active at reset (drive strength)
20	

# **Event Mask**


The Event Mask (one per thread) control whether each of the events described above is permitted to cause an exception in the corresponding thread.

#### Physical address

There are as many Event Masks as threads. The physical address of an Event Mask for thread th, byte b is:

Tue, Aug 17, 1999

Events and Threads Event Mask



## **Definition**

```
del data -- AccessPhysicalEventMaskipa.op.wdataj as th -- pagg...19
If (th < T) and (pagg...4 = 0) then case op of R:

data -- 0<sup>64</sup> | 1 | EventMaskithj W:

EventMaskithj -- wdata<sub>63.0</sub> endcase else data -- 0 endif enddel
```

Tue, Aug 17, 1999

Events and Threads GlobalTBMss Handler

# **Exceptions:**

The table larker shows the exceptions, the corresponding exception number, and the parameter supplied by the exception handler in register 3.

number	exception	parameter (register 3)
0	Eventinterrupt	parameter frequency of
1	MissinGlobalTB	global address
2	AccessDetailRequiredByTag	global address
3	AccessDetxilRequiredByGlobalTB	global address
4	AccessDetailRequiredByLocalTB	local address
5		1000000
6	SecondException	
7	Reservedinstruction	instruction
8	AccessDisallowedByVirtualAddress	local address
9	AccessDisallowedByTag	global address
10	AccessDisallowedByGlobalTB	global address
11	AccessDisallowedByLocalTB	local address
12	MissinLocalTB	local address
13	FixedPointArithmetic	instruction
14	FloatingPointArithmetic	instruction
15	GetewayDisallowed	none
16		
17		<u> </u>
18		
19		
20		
21		
2.		<u>                                     </u>
23		1
24		
25		
	TakenBranch	
	TakenBranchContinue	

# GlobalTBMiss Handler

The GlobalTBMiss exception occurs when a load, store, or instruction fetch is attempted while none of the GlobalTB entries contain a matching virtual address. The Zeus processor uses a fast software-based exception handler to fill in a missing GlobalTB entry.

There are several possible ways that software may maintain page tables. For purposes of this discussion, it is assumed that a virtual page table is maintained, in which 128 bit GTB values for each 4k byte page in a linear table which is itself in virtual memory. By maintaining the page table in virtual memory, very large virtual spaces may be managed without keeping a large amount of physical memory dedicated to page tables.

Because the page table is kept in virtual memory, it is possible that a valid reference may cause a second GTBMiss exception if the virtual address that contains the page table is not present in the GTB. The processor is designed to permit a second exception to occur within an exception handler, causing a branch to the SecondException handler. However, to simplify the hardware involved, a SecondException exception saves no specific information about the exception – handling depends on keeping enough relevant information in registers to recover from the second exception.

Zeus is a multithreaded processor, which creates some special considerations in the exception handler. Unlike a single-threaded processor, it is possible that multiple threads may nearly simultaneously reference the same page and invoke two or more GTB misses, and the fully-associative construction of the GTB requires that there be no more than one matching entry for each global virtual address. Zeus provides a search-and-insert operation (GTBU-pdateFill) to simplify the handling of the GTB. This operation also uses hardware GTB pointer registers to select GTB entries for replacement in ITPO priority.

A further problem is that software may need to modify the protection information contained in the GTB, such as to remove read and/or write access to a page in order to infer which parts of memory are in use, or to remove pages from a task. These modifications may occur concurrently with the GTBMiss handler, so software must take care to properly synchronize these operations. Zeus provides a search-and-update operation (GTBUpdate) to simplify updating GTB entries.

When a large number of page table entries must be changed, noting the limited capacity of the GTB can reduce the work. Reading the GTB can be less work than matching all modified entries against the GTB contents. To facilititate this, Xeus also provides read access to the hardware GTB pointers to further permit scanning the GTB for entries which have been replaced since a previous scan. GTB pointer wraparound is also logged, so it can be determined that the entire GTB needs to be scanned if all entries have been replaced since a previous scan.

Tue, Aug 17, 1999

Events and Threads GlobalTRMss Headler

In the code below, offsets from r1 are used with the following data structure

Offset	Meaning
015	ro save
1632	ri save
3247	r2 save
4863	r3 save
512527	r4 save
528535	BasePT
536543	GTBUpdateFill
544559	DummyPT
560639	available 96 bytes

BasePT = 512 + 16 GTBUpdateFill = BasePT + 8 DummyPT = GTBUpdateFill + 8

On a GTBMiss, the handler retrieves a base address for the virtual page table and constructs an index by shifting away the page offset bits of the virtual address. A single 128-bit indexed load retrieves the new GTB entry directly (except that a virtual page table miss causes a second exception, handled below). A single 128-bit store to the GTBUpdatePill location places the entry into the GTB, after checking to ensure that a concurrent handler has not already placed the entry into the GTB.

#### Code for GlobalTBMiss:

<b>2</b> .	h64la ashn 1128la h64la si 128la h128la h128la h128la	r2=r1,BaseP7 r3@12 r3=r2,r3 r2=r1,GTBUpdateFill r3,r2,0 r3=r1,48 r2=r1,32 r1=r1,16	//base address for page table //4x pages //retrieve page table, SecExc if bad va //pointer to GTB update location //sive new TB entry //restore r3 //restore r1
	bback		//restore r0 and return

A second exception occurs on a virtual page table miss. It is possible to service such a page table miss directly, however, the page offset bits of the virtual address have been shifted away, and have been lost. These bits can be recovered: in such a case, a dummy GTB entry is constructed, which will cause an exception other than GTBMiss upon returning. A re-execution of the offending code will then invoke a more extensive handler, making the full virtual address available.

For purposes of this example, it is assumed that checking the contents of t2 against the contents of BasePT is a good way to ensure that the second exception handler was entered from the GlobalTBMiss handler.

## Code for SecondException:

5128la	r4,r1,512	//save r4
164la	r4=r1,8asePT	//base address for page table
bne	r2,r4,1f	//did we lose at page table load?

• •	•	
/ÆUS	System	Architecture

Tue, Aug 17, 1999

Receptions in detail

h120la xshimi120 h120la b t2=r1,DummyPT t3@r2,64+12 r4=r1,512 2b

//dummy page table, shifted left 64-12 bits //combine page number with dummy entry //restore r4 //fall back into GTB Miss handler

# Exceptions in detail

There are no special registers to indicate drusts about the exception, such as the virtual address at which an access was attempted, or the operands of a floating-point operation that results in an exception. Instead, this information is available via general-purpose registers or registers stored in memory.

When a synchronous exception or asynchronous event occurs, the original contents of registers (i...) are saved in memory and replaced with (f) program counter, privilege level, and ephemeral program state, (l) event data pointer, (2) exception code, and (3) when applicable, failing address or instruction. A new program counter and privilege level is lorded from memory and execution begins at the new address. After handling the exception and restoring all but one register, a branch-back instruction restores the final register and resumes execution.

During exception handling, any asynchronous events are kept pending until a BranchBack instruction is performed. By this mechanism, we can handle exceptions and events one at a time, without the need to interrupt and stack exceptions. Software should take care to avoid keeping the handling of asynchronous events pending for too king.

When a second exception occurs in a thread which is handling an exception, all the above operations occur, except for the saving and replacing of registers 0..3 in memory. A distinct exception code SecondReception replaces the normal exception code. By this mechanism, a fast exception handler for GlobalTBMiss can be written, in which a second GlobalTBMiss or FixedPointOverflow exception may safely occur.

When a third exception occurs in a thread which is handling an exception, an immediate transfer of control occurs to the machine check vector address, with information about the exception available in the machine check cause field of the status register. The transfer of control may overwrite state that may be necessary to recover from the exception; the intent is to provide a satisfactory post-mortem indication of the characteristics of the failure.

This section describes in detail the conditions under which exceptions occur, the parameters passed to the exception handler, and the handling of the result of the procedure.

# Reserved Instruction

The ReservedInstruction exception occurs when an instruction code which is reserved for future definition as part of the Zeus architecture is executed.

Register 3 contains the 32 bit instruction.

Tue, Aug 17, 1999

Events and Threads Exceptions in desid

## Access Disallowed by virtual address

This exception occurs when a load, store, branch, or gateway refers to an aligned memory operand with an improperly aligned address, or if architecture describtion parameter LB=1, may also occur if the add or increment of the base register or program counter which generates the address changes the unmasked upper 16 bits of the local address.

Register 3 contains the local address to which the access was attempted.

## Access disallowed by tag

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which the matching cache tag entry does not permit this access.

Register 3 contains the global address to which the access was attempted.

## Access detail required by tag

This exception occurs when a read (kind), write (store), or execute attempts to access a virtual address for which the matching virtual cache entry would permit this access, but the detail bit is set.

Register 3 contains the global address to which the access was attempted.

#### Description

The exception handler should determine accessibility. If the access should be allowed, the continuepastdetail bit is set and execution returns. Upon return, execution is restaired and the access will be retried. Even if the detail bit is set in the matching virtual cache entry, access will be permitted.

# Access disallowed by global TB

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which the matching global TB entry does not permit this access.

Register 3 contains the global address to which the access was attempted.

#### Description

The exception handler should determine accessibility, modify the virtual memory state if desired, and return if the access should be allowed. Upon return, execution is restarted and the access will be retried.

# Access detail required by global TB

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which the matching global TB entry would permit this access, but the detail bit in the global TB entry is set.

Register 3 contains the global address to which the access was attempted.

#### Description

The exception handler should determine accessibility and return if the access should be allowed. Upon return, execution is restarted and the access will be allowed. If the access is not to be allowed, the handler should not return.

## Global TB miss

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which no global TB entry matches.

Register 3 contains the global address to which the access was attempted.

## Description

The exception handler should load a global TB entry that defines the translation and protection for this address. Upon return, execution is restarted and the global TB access will be attempted again.

# Access disallowed by local TB

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which the matching local TB entry does not permit this access.

Register 3 contains the local address to which the access was attempted.

### Description

The exception handler should determine accessibility, modify the virtual memory state if desired, and return if the access should be allowed. Upon return, execution is restarted and the access will be retried.

# Access detail required by local TB

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which the matching local TB entry would permit this access, but the detail bit in the local TB entry is set.

Register 3 contains the local address to which the access was attempted.

## <u>Description</u>

The exception handler should determine accessibility and return if the access should be allowed. Upon return, execution is restarted and the access will be allowed. If the access is not to be allowed, the handler should not return.

Tue, Aug 17, 1999

Fivenes and Threads

Encaptures to detail

## Local TB miss

This exception occurs when a read (load), write (store), execute, or gateway attempts to access a virtual address for which no local TB entry matches.

Register 3 contains the local address to which the access was attempted.

### Description

The exception handler should load a local TB entry that defines the translation and protection for this address. Upon return, execution is restarted and the local TB access will be attempted again.

## Floating-point arithmetic

Register 3 contains the 52-bit instruction.

#### Description

The address of the instruction that was the cause of the exception is passed as the contents of register 0. The exception handler should attempt to perform the function specified in the instruction and service any exceptional conditions that occur.

## Fixed-point arithmetic

Register 3 contains the 32-bit instruction.

#### Description

The address of the instruction which was the cause of the exception is passed as the contents of register 0. The exception handler should attempt to perform the function specified in the instruction and service any exceptional conditions that occur.

# Reset and Error Recovery

Certain external and internal events cause the processor to invoke reset or error recovery operations. These operations consist of a full or partial reset of critical machine state, including initialization of the threads to begin fetching instructions from the start vector address. Software may determine the nature of the reset or error by reading the value of the control register, in which finding the reset bit set (1) indicates that a reset has occurred, and finding both the reset bit cleared (1) indicates that a machine check has occurred. When either a reset or machine check has been indicated, the contents of the status register contain more detailed information on the cause.

#### **Definition**

del PerformMachineCheck(cause) as ResetVirtualMemory()
ProgramCounter ← StartVectorAddress
PrivilegeLevel ← 3
StatusRegister ← cause
enddel

## Reset

A reset may be caused by a power on reset, a bus reset, a write of the control register which sets the reset bit, or internally detected errors including meltdown detection, and double check.

A reset causes the processor to set the configuration to minimum power and low clock speed, note the cause of the reset in the status register, stabilize the phase locked loops, disable the MMU from the control register, and initialize a all threads to begin execution at the start vector address.

Other system state is left undefined by reset and must be explicitly initialized by software; this explicitly includes the thread register state, LTB and GTB state, superspring state, and external interface devices. The code at the start vector address is responsible for initializing these remaining system facilities, and reading further bootstrap code from an external ROM.

# Power-on Reset

A reset occurs upon initial power on. The cause of the reset is noted by initializing the Status Register and other registers to the reset values noted below:

#### **Bus Reset**

A reset occurs upon observing that the RESET signal has been at active. The cause of the reset is noted by initializing the Status Register and other registers to the reset values noted below.

Tuc, Aug 17, 1999

Reset and Error Recovery Machine Check

#### Control Register Reset

A reset occurs upon writing a one to the reset bit of the Control Register. The cause of the reset is noted by initializing the Status Register and other registers to the reset values noted below.

### Meltdown Detected Reset

A reset occurs if the temperature is above the threshold set by the meltdown margin field of the configuration register. The cause of the reset is noted by setting the meltdown detected bit of the Status Register.

#### **Double Check Reset**

A reset occurs if a second machine check occurs that prevents recovery from the first machine check. Specifically, the occurrence of an exception in event thread, watchdog timer error, or bus error while any machine check cause bit is still set in the Status Register results in a double machine check reset. The cause of the reset is noted by setting the double check bit of the Status Register.

### Machine Check

Detected hardware errors, such as communications errors in the bus, a watchdog timeout error, or internal cache parity errors, invoke a machine check. A machine check will disable the MMU, to translate all local virtual addresses to equal physical addresses, note the cause of the exception in the Status Register, and transfer control of the all threads to the start vector address. This action is similar to that of a reset, but differs in that the configuration settings, and thread state are preserved.

Recovery from machine checks depends on the seventy of the error and the potential loss of information as a direct cause of the error. The start vector address is designed to reach internal ROM memory, so that operation of machine check diagnostic and recovery code need not depend on proper operation or contents of any external device. The program counter and register file state of the thread prior to the machine check is lost (except for the portion of the program counter saved in the Status Register), so diagnostic and recovery code must not assume that the register file state is indicative of the prior operating state of the thread. The state of the thread is frozen similarly to that of an exception.

Machine check diagnostic code determines the cause of the machine check from the processor's Status Register, and as required, the status and other registers of external bus devices

Recovery code will generally consume enough time that real-time interface performance targets may have been missed. Consequently, the machine check recovery software may need to repair further damage, such as interface buffer underruns and overruns as may have occurred during the intervening time.

Tue, Aug 17, 1999

Reset and Error Recovery

Machine Check

This final recovery code, which re-initializes the state of the interface system and recovers a functional event thread state, may return to using the complete machine resources, as the condition which caused the machine cleek will have been resolved.

The full many table lists the causes of machine check errors.

Parity or uncorrectable error in on-chip cache Parity or communications error in system bus Event Thread exception Watchdog timer

machine check errors

### Parity or Uncorrectable Error in Cache

When a parity or uncorrectable error occurs in an on-chip cache, such an error is generally non-recoverable. These errors are non-recoverable because the data in such caches may reside anywhere in memory, and because the data in such caches may be the only up-to-date copy of that memory contents. Consequently, the entire contents of the memory store is last, and the seventy of the error is high enough to consider such a condition to be a system failure.

The machine check privides an appartunity to report such an error before shutting down a system for repairs.

There are specific means by which a system may recover from such an error without failure, such as by restarting from a system-level checkpoint, from which a consistent memory state can be recovered.

## Parity or Communications Error in Bus

When a party or communications error occurs in the system bus, such an error may be partially recoverable.

Bits corresponding to the affected bus operation are set in the processor's Status Register. Recovery software should determine which devices are affected, by querying the Status Register of each device on the affected MediaChannel channels.

A bus timeout may result from normal self-configuration activities.

If the error is simply a communications error, resetting appropriate devices and restarting tasks may recover from the error. Read and write transactions may have been underway at the time of a machine check and may or may not be reflected in the current system state.

If the error is from a parity error in memory, the contents of the affected area of memory is lost, and consequently the tasks associated with that memory most generally be aborted, or resumed from a task-level checkpoint. If the contents of the affected memory can be recovered from mass storage, a complete recovery is possible.

Tuc, Aug 17, 1999

Reset and Ferror Recovery Start Address

If the affected memory is that of a critical part of the operating system, such a condition is considered a system failure, unless receivery can be accomplished from a system-level checkpoint.

### Watchdog Timeout Error

A watchdog timeout error indicates a general software or hardware failure. Such an error is generally treated as non-recoverable and fatal.

### **Event Thread Exception**

When an event thread suffers an exception, the cause of the exception and a portion of the virtual address at which the exception occurred are noted in the Status Register. Because under normal circumstances, the event thread should be designed not to encounter exceptions, such exceptions are treated as non-recoverable, fatal errors.

# Reset state

A reset or machine check causes the Zeus processor to stabilize the phase locked loops, disable the local and global TB, to translate all local virtual addresses to equal physical addresses, and initialize all threads to begin execution at the start vector address.

# Start Address

The start address is used to initialize the threads with a program counter upon a teset, or machine check. These causes of such initialization can be differentiated by the contents of the Status Register.

The start address is a virtual address which, when "translated" by the local TB and global TB to a physical address, is designed to access the internal ROM code. The internal ROM space is chosen to minimize the number of internal resources and interfaces that must be operated to begin execution or recover from a machine check.

Virtual/physical address	description
	- CCCTIPOOT
OXFFFF FFFF FFFC	start vector address
	SENT ACCION BOOLESS

```
del StartProcessor as:
forever
    catch check
    EnableWatchdog ← 0
fork RunClock
    ControlRegister62 ← 0
for th ← 0 to T-1
    ProgramCounter[th] ← 0xFFFF FFFF FFFC
    PrivilegeLevel[th] ← 3
    fork Thread[th]
endlor
```

```
endcatch
toll RunClock
for th ← 0 to T-1
kill Thread(th)
endfor
PerformMachineCheck(check)
endforever
enddef

del PerformMachineCheck(check) as
case check of
ClockWatchdog:
CacheError:
ThirdEiception:
endcase
```

# Internal ROM Code

Zeus internal ROM code performs reset initialization of on-chip resources, including the LZC and LCC, followed by self-testing. The BIOS ROM should be scanned for a special prefix that indicates that Zeus native code is present in the ROM, in which case the ROM code is executed directly, otherwise execution of a BIOS-level x86 emulator is begun.

Tuc, Aug 17, 1999

Memory and Devices Physical Memory Map

# Memory and Devices

# Physical Memory Map

Zeus defines a 64-bit physical address, but while residing in a S7 pin-out, can address a maximum of 4Gb of main memory. In other packages the core Zeus design can provide up to 64-bit external physical address spaces. Bit 63..32 of the physical address distinguishes between internal (on-chip) physical addresses, where bits 63..32=FFFFFFFF, and external (off-chip) physical addresses, where bits 63..32=FFFFFFFF.

Address range	bytes	Meaning
0000 0000 0000 0000 0000 0000 FFFF FFFF	4G	External Memory
0000 0001 0000 0000 FFFF FFFE FFFF FFFF	145-46	External Memory expansion
FFFF FFFF 0000 0000 FFFF FFFF 0002 OFFF	128K+4K	Level One Cache
FFFF FFFF 0002 1000 FFFF FFFF 08FF FFFF	144M-132K	Level One Cache expansion
FFFF FFFF 0900 0000 FFFF FFFF 0900 007F	128	Level One Cache redundancy
FFFF FFFF 0900 0080 FFFF FFFF 09FF FFFF	16M-128	LOC redundancy expansion
FFFF FFFF 0A00 0000+1219+e*16	RoyozLE	LTB thread t entry e
FFFF FFFF 0A00 0000 FFFF FFFF 0AFF FFFF	8-T-ZLE	LTB max errz <sup>LE</sup> = 16M bytes
FFFF FFFF 0800 0000 FFFF FFFF OBFF FFFF	16M	Special Bus Operations
FFFF FFFF OCOO DODO-15 GT*219+GT+e*16	TZ4+GE-GT	GTB thread t entry e
FFFF FFFF OCOO OOOD FFFF FFFF OCFF FFFF	124-GE-GT	GTB max 25+4+15 = 16M bytes
FFFF FFFF 0000 0000-45 GT*219+GT	16°T'2"GT	GTBUpdate thread t
FFFF FFFF 0000 0 100-45 GT 2 19-GT	16*T*2*G1	GTBUpdateFill thread t
FFFF FFFF 0000 0200-ts G1*219-G1	2°7°2-G1	GTBLast thread t
FFFF FFFF 0000 0300+15 GT*2 19+GT	8*T*2*GT	GTBFirst thread t
FFFF FFFF 0000 0400+ts, GT*2 19+GT	8-T-2-GT	GTBBump thread t
FFFF FFFF 0E00 0000+r219	8T	Event Mask thread t
FFFF FFFF 0F00 0008 FFFF FFFF 0F00 00FF	256-8	Reserved
FFFF FFFF 0F00 0100 FFFF FFFF 0F00 0107	8	Event Register with stall
FFFF FFFF OFOO 0108_FFFF FFFF OFOO 01FF	256-8	Reserved
FFFF FFFF 0F00 0200 FFFF FFFF 0F00 0207	8	Event Register bit set
FFFF FFFF 0F00 0208 FFFF FFFF 0F00 02FF	256-8	Reserved
FFFF FFFF OFOO 0300 FFFF FFFF OFOO 0307	8	Event Register bit clear
FFFF FFFF 0F00 0308 FFFF FFFF 0F00 03FF	256-8	Reserved
FFFF FFFF 0F00 0400.FFFF FFFF 0F00 0407	8	Clock Cycle
FFFF FFFF 0F00 0408.FFFF FFFF 0F00 04FF	256-8	Reserved
FFFF FFFF 0F00 0500.FFFF FFFF 0F00 0507	8	Thread
FFFF FFFF OFOO OSOB.FFFF FFFF OFOO OSFF	256-8	Reserved
FFFF FFFF 0F00 0600_FFFF FFFF 0F00 0607	8	Clock Event
FFFF FFFF 0F00 0608.FFFF FFFF 0F00 06FF	256-8	Reserved
FFFF FFFF 0F00 0700.FFFF FFFF 0F00 0707	8	Clock Watchdog
FFFF FFFF 0F00 0708.FFFF FFFF 0F00 07FF	256-8	Reserved
FFFF FFFF 0F00 0800 FFFF FFFF 0F00 0807	8	Tally Counter 0
FFFF FFFF OFOO 0808_FFFF FFFF OFOO 08FF	256-8	Reserved
FFFF FFFF 0F00 0900_FFFF FFFF 0F00 0907	8	Tally Control 0
FFFF FFFF 0F00 0908 FFFF FFFF 0F00 09FF	256-8	Reserved
FFFF FFFF 0F00 0A00_HFFF FFFF 0F00 0A07	8	Tally Counter 1

```
FFFF FFFF OFOO OAOB FFFF FFFF OFOO OAFF
                                        256-8
                                                   Reserved
FFFF FFFF OFOO OBOOLFFFF FFFF OFOO OBO7
                                                   Tally Control 1
FFFF FFFF OFOO OBOB.FFFF FFFF OFOO OBFF
                                        256-8
                                                   Reserved
FFFF FFFF OFOO OCOO_FFFF FFFF OFOO OCO7
                                        8
                                                   Exception Base
FFFF FFFF 0F00 OCOB.FFFF FFFF 0F00 OCFF
                                        512-8
                                                   Reserved
FFFF FFFF OFOO OCOOLFFFF FFFF OFOO ODO7
                                                   Bus Control Register
FFFF FFFF 0F00 0008.FFFF FFFF 0F00 00FF
                                                   Reserved
FFFF FFFF OFOO OEOO.FFFF FFFF OFOO OEO7
                                                   Status Register
FFFF FFFF OFOO 0208_FFFF FFFF OFOO 02FF
                                        256-8
                                                   Reserved
FFFF FFFF OFOO OFOO..FFFF FFFF OFOO OFO7
                                                   Control Register
FFFF FFFF OFOO OFOS_FFFF FFFF FEFF FFFF
                                                   Reserved
FFFF FFFF FF00 0000_FFFF FFFF FFFE FFFF
                                         16M-64k
                                                   Internal ROM expansion
FFFF FFFF FFFF 0000_FFFF FFFF FFFF
                                        64K
                                                   Internal ROM
```

## The suffixes in the table above have the following meanings:

1					
letter	name	ZX	"binary"	107	"decimal"
b	bits				
8	bytes	0	1	0	1
K	kilo	10	1 024	ž	1 000
M	mega	20	1 048 576	6	1 000 000
G	giga	30	1 073 741 824	ğ	1 000 000 coo
T	tera	40	1 099 511 627 776	12	1 000 000 000 000
P	peta	50	1 125 899 906 842 624	15	1 000 000 000 000 000
E	exa	60	1 152 921 504 606 846 976	18	1 000 000 000 000 000 000

```
def data ← ReadPhysical(pa,size) as
     data.flags - AccessPhysical[pa.size,WARO]
enddel
def WritePhysical(pa,size,wdata) as
    data,flags - AccessPhysical/pa,size,WAW,wdata/
enddef
def data,flags ← AccessPhysical(pa,size,cc,op,wdata) as
         data,flags - AccessPhysicalBus[pa,size,cc,op,wdata]
    etse
         data - AccessPhylscalDevices[pa,size,op,wdata]
         flags \leftarrow 1
    endil
enddef
del data - AccessPhysicalDevices[pa,size,op,wdata] as
    if (size=256) then
         data0 - AccessPhysicalDevices[pa,128.op.wdata127_0]
         data1 - AccessPhysicalDevices[pa+16,128.op.wdata255..128]
         data - data1 11 data0
    elseif (0+FFFFFFF08000000 S pa S 0xFFFFFFF60BFFFFFF) then
         //don't perform RMW on this region
         data - AccessPhysicalOtherBus[pa,size,op,wdata]
```

Memory and Devices
Physical Memory Map

```
elself (op=W) and (size<128) then
         //this code should change to check pa4..0x0 and sizecsizeofreg
         rdata - AccessPhysicalDevices[pa and -15,128,R0]
         bs - 8*tpa and 151
         be ← bs + size
         \texttt{hdata} \leftarrow \texttt{rdata}_{127,be} \texttt{ ii} \texttt{ wdata}_{be-1,bs} \texttt{ ii} \texttt{ rdata}_{bs-1,0}
         data - AccessPhysicalDevices[pa and -15,128,W,hdata]
     data - 0
     elseif (0xFFFFFFF00000000 & pa & 0xFFFFFFF08FFFFFF) then
         data, - AccessPhysicalLOC(pa,op,wdata)
     elself (0xfFFFFFF09000000 & pa & 0xFFFFFFF09FFFFFF) then
         data 
AccessPhysicalLOCRedundancy[pa,op,wdata]
     elself (0xFFFFFF0A000000 & pa & 0xFFFFFFF0AFFFFFF) then
         data - AccessPhysicalLTB(pa,op,wdata)
     elsed (0xFFFFFFF0C000000 & pa & 0xFFFFFFFF0CFFFFFF) then
         data - AccessPhysicalGTB(pa,op,wdata)
     elself (0xFFFFFF00000000 & pa & 0xFFFFFFF00FFFFFF) then
         data 		AccessPhysicalGTBRegisters[pa,op,wdata]
     elself (0xFFFFFFF0E0000000 & pa & 0xFFFFFFFF0EFFFFFF) then
         data - AccessPhysicalEventMaskipa.op.wdataj
     data 	— AccessPhysicalSpecialRegisters[pa,op,wdata]
     data - 0
     data - AccessPhysicalROM[pa,op,wdata]
     endif
enddef
del data - AccessPhysicalSpecialRegisters[pa,op,wdata] as
     # (pa7.0 ≥ 0x10) then
         data - 0
    elsed (0xFFFFFFFFFF0F000000 & pa & 0xFFFFFFFFF0F0003FF) then
         data - AccessPhysicalEventRegister[pa,op,wdata]
    elsed (0xFFFFFFFF0F000500 & pa & 0xFFFFFFF0F0005FF) then
         data. -- AccessPhysicalThread[pa,op,wdata]
    eised (0xFFFFFFF0F000400 & pa & 0xFFFFFFFF0F0007FF) then
         data, - AccessPhysicalClock[pa,op,wdata]
    elself (0xFFFFFFF0F000800 & pa & 0xFFFFFFFF0F0008FF) then
         data, -- AccessPhysicalTally[pa.op.wdatal
    elseif (0xFFFFFFF0F000C00 & pa & 0xFFFFFFFF0F000CFF) then
         data, -- AccessPhysicalExceptionBase[pa,op,wdata]
    elself [0xFFFFFFFFFFF0F000D00 & pa & 0xFFFFFFFF0F000DFF] then
        data, -- AccessPhysicalBusControl(pa,op,wdata)
    elself (0xFFFFFFFFF0F000E00 & pa & 0xFFFFFFFF0F000EFF) then
         data, -- AccessPhysicalStatus[pa,op,wdata]
    eised (0xfFFFFFF0F000F00 & pa & 0xFFFFFFF0F000FFF) then
        data. -- AccessPhysicalControl[pa,op,wdata]
enddel
```

7.

J.

1.

th

ti: TT

T

# Architecture Description Register

The last hexlet of the internal ROM contains data that describes implementation-dependent choices within the architecture specification. The last quadlet of the internal ROM contains a branch-immediate instruction, so the architecture description is limited to 96 bits.

Address range	bytes	Meaning
FFFF FFFF FFFF FFFF FFFF FFFF FFFF	4	Reset address
8777 7774 7777 7777 FFFF 7777 7777 7777	12	Architecture Description Register

The table below indicates the detailed layout of the Architecture Description Register.

bits	field_name	value	range	interpretation
127_96	bi start			Contains a branch instruction for bootstrap from internal ROM
95.23	0	0	0	reserved
22.21	GT	1	03	log <sub>2</sub> threads which share a global TB
2017	GE	7	0_15	log <sub>2</sub> entries in global TB
16 [	LB	1	01	local TB based on base register
15_14	LE	1	03	logz entries in local TB (per thread)
13 [	CT	1	0.1	dedicated tags in first-level cache
12_10	CS	2	07	log <sub>2</sub> cache blocks in first-level cache set
95	CE	9	0.31	log <sub>2</sub> cache blocks in first-level cache
4.0	T	4	131	number of execution threads

The architecture description register contains a machine-readable version of the architecture framework parameters: T, CE, CS, CT, LE, GE, and GT described in the <u>Δrchitectural Framework</u> section on page 17.

# Status Register

The status register is a 64-bit register with both read and write access, though the only legal value which may be written is a zero, to clear the register. The result of writing a non-zero value is not specified.

化三氯磺胺 电影 医阿拉德氏管 经工程

Tuc, Aug 17, 1999

Memory and Devices
Status Reguer

bits	field name	value	range	interpretation
63	power-on	1	01	This bit is set when a power-on reset has caused a reset.
62	internal reset	0	01	This bit is set when writing to the control register caused a reset.
61	bus reset	Ö	01	This bit is set when a but reset has caused a reset.
60	double check	0		This bit is set when a double machine check has caused a reset.
59	meltdown	0	01	This bit is set when the meltdown detector has caused a reset.
5856	0	0.	0	Reserved for other machine check causes.
55	event exception	0	01	This bit is set when an exception in event thread has caused a machine check.
54	watchdog timeout	0		This bit is set when a watchdog timeout has caused a machine check.
53	bus error	0		This bit is set when a bus error has caused a machine check.
52	cache error	0		This bit is set when a cache error has caused a machine check.
51	vm error	0		This bit is set when a virtual memory error has caused a machine check.
50 48	0	0.	0	Reserved for other machine check causes.
47. 32	machine check detail	0•	040 95	Set to exception code if Exception in event thread. Set to bus error code is bus error.
31.0	machine check program counter	0	0	Set to indicate bits 310 of the value of the thread 0 program counter at the initiation of a machine check.

The power-on bit of the status register is set upon the completion of a power-on reset.

The bus reset bit of the status register is set upon the completion of a bus reset initiated by the RESET pin of the Socket 7 interface.

The double check bit of the status register is set when a second machine check occurs that prevents recovery from the first machine check, or which is indicative of machine check recovery software failure. Specifically, the occurrence of an event exception, watchdog timeout, bus error, or meltdown while any reset or machine check cause bit of the status register is still set results in a double check reset.

The meltdown bit of the status register is set when the meltdown detector has discovered an on-chip temperature above the threshold set by the meltdown threshold field of the control register, which causes a reset to occur.

The event exception bit of the status register is set when an event thread suffers an exception, which causes a machine check. The exception code is loaded into the machine

check detail field of the status register, and the machine check program counter is loaded with the low-order 32 bits of the program counter and privilege level.

The watchdog timeout bit of the status register is set when the watchdog timer register is equal to the clock cycle register, causing a machine check.

The bus error bit of the status register is set when a bus transaction error (bus timeout, invalid transaction code, invalid address, parity errors) has caused a machine check.

The cache error bit of the status register is set when a cache error, such as a cache parity error has caused a machine check.

The vm error bit of the status register is set when a virtual memory error, such as a GTB multiple-entry selection error has caused a machine check.

The machine check detail field of the status register is set when a machine check has been completed. For an exception in event thread, the value indicates the type of exception for which the most recent machine check has been reported. For a bus error, this field may indicate additional detail on the cause of the bus error. For a cache error, this field may indicate the address of the error at which the cache parity error was detected

The machine check program counter field of the status register is loaded with bits 31...0 of the program counter and privilege level at which the most recent machine check has occurred. The value in this field provides a limited diagnostic capability for purposes of software development, or possibly for error recovery.

#### Physical address

The physical address of the Status Register, byte b is:

63						32 0
	FFFF	FFFF	OF00	0E00	633	Ь
			61			3

#### Definition

def data ← AccessPhysicalStatus[pa,op,wdata] as case op of R:

data ← 0<sup>64</sup> 11 StatusRegister

StatusRegister ← wdata63.0

endcase enddef

# **Control Register**

The control register is a 64-bit register with both read and write access. It is altered only by write access to this register.

Tuc, Aug 17, 1999

Memory and Devices Control Register

bits	field name	value	range	interpretation
63	reset	0	01	set to invoke internal reset
62	MMU	0	01	set to enable the MMU
61	LOC parity	0	01	set to enable LOC parity
60	meltdown	0	0.1	set to enable meltdown detector
5957	LOC timing	0	07	adjust LOC timing 0⇒slow7⇒fast
5655	LOC stress	0	03	adjust LOC stress 0⇒normal
5452	clock timing	0	07	adjust clock timing C⇒slow7⇒fast
5112	0	0		Reserved
11.8	global access	0*	015	global access
70	niche limit	0.	012 7	niche linit

The reset bit of the control register provides the ability to reset an individual Zeus device in a system. Writing a one (1) to this bit is equivalent to a power-on reset or a bus reset. The duration of the reset is sufficient for the operating state changes to have taken effect. At the completion of the reset operation, the internal reset bit of the status register is set and the reset bit of the control register is cleared (0).

The MMU bit of the control register provides the ability to enable or disable the MMU features of the Zeus processor. Writing a zero (0) to this bit disables the MMU, causing all MMU-related exceptions to be disabled and causing all load, store, program and gateway virtual addresses to be treated as physical addresses. Writing a one (1) to this bit enables the MMU and MMU-related exceptions. On a reset or machine check, this bit is cleared (0), thus disabling the MMU.

The parity bit of the control register provides the ability to enable or disable the cache parity feature of the Zeus processor. Writing a zero (0) so this bit disables the parity check, causing the parity check machine check to be disabled. Writing a one (1) to this bit enables the cache parity machine check. On a reset or machine check, this bit is cleared (0), thus disabling the cache parity check.

The meltdown bit of the control register provides the ability to enable or disable the meltdown detection feature of the Zeus processor. Writing a zero (0) to this bit disables the meltdown detector, causing the meltdown detected machine check to be disabled. Writing a one (1) to this bit enables the meltdown detector. On a reset or machine check, this bit is cleared (0), thus disabling the meltdown detector.

In a LOC timing bits of the control register provide the ability to adjust the cache timing of the Neus processor. Writing a zero (0) to this field sets the cache timing to its slowest state, enhancing reliability but limiting clock rate. Writing a seven (7) to this field sets the cache timing to its fastest state, limiting reliability but enhancing performance. On a reset or machine check, this field is cleared (0), thus providing operation at low clock rate. Changing this register should be performed when the cache is not actively being operated.

The LOC stress bits of the control register provide the ability to stress the LOC parameters by adjusting voltage levels within the LOC. Writing a zero (0) to this field sets the cache parameters to its normal state, enhancing reliability. Writing a non-zero value (1, 2, or 3) to this field sets the cache parameters to levels at which cache reliability is slightly compromised. The stressed parameters are used to cause LOC cells with marginal performance to fail during self-test, so that redundancy can be employed to enhance reliability. On a reset or machine check, this field is cleared (0), thus providing operation at normal parameters. Changing this register should be performed when the cache is not actively being operated.

The clock timing bits of the control register provide the ability to adjust the clock timing of the Zeus processor. Writing a zero (0) to this field sets the clock timing to its slowest state, enhancing reliability but limiting clock rate. Writing a seven (7) to this field sets the clock timing to its fastest state, limiting reliability but enhancing performance. On a power on reset, bus reset, or machine check, this field is cleared (0), thus providing operation at low clock rate. The internal clock rate is set to (clock timing+',/2\*(external clock rate). Changing this register should be performed along with a control register reset.

The global access bits of the control register determine whether a local TB miss cause an exceptions or treatment as a global address. A single bit, selected by the privilege level active for the access from four bit configuration register field, "Global Access," (GA) determines the result. If GAp<sub>1</sub>, is zero (0), the failure causes an exception, if it is one (1), the failure causes the address to be used as a global address directly.

The niche limit bits of the control register determine which cache lines are used for cache access, and which lines are used for niche access. For addresses pa14..8<ni, a 7-bit address muchiner register arm is inclusive-or'ed against pa14..8 to determine the cache line. The cache muchiner arm must be set to  $(1^{7-\log(128-nl)})$  of proper operation. The arm value does not appear in a register and is generated from the nl value.

#### Physical address

The physical address of the Control Register, byte b is:

63	32 0
FFFF FFFF 0F00 0F00 633	Ь
61	7

Tur, Aug 17, 1999

Memory and Devices


### Clock

The Zeus processor provides internal clock facilities using three registers, a clock cycle register that increments one every cycle, a clock event register that sets the clock bit in the event register, and a clock watchdog register that invokes a clock watchdog machine check. These registers are memory mapped.

### Clock Cycle

Each Zeus processor includes a clock that maintains processor-clock-cycle accuracy. The value of the clock cycle register is incremented on every cycle, regardless of the number of instructions executed on that cycle. The clock cycle register is 64-bits long.

For testing purposes the clock cycle register is both readable and writable, though in normal operation it should be written only at system initialization time; there is no mechanism provided for adjusting the value in the clock cycle counter without the possibility of losing cycles.



### Clock Event

An event is asserted when the value in the clock cycle register is equal to the value in the clock event register, which sets the clock bit in the event register.

It is required that a sufficient number of bits be implemented in the clock event register so that the comparison with the clock cycle register overflows no more frequently than once per second. 32 bits is sufficient for a 4 GHz clock. The remaining unimplemented bits must be zero whenever read, and ignored on write. Equality is checked only against bits that are implemented in both the clock cycle and clock event registers.

For testing purposes the clock event register is both readable and writable, though in normal operation it is normally written to.

63				•
	CIOCK	event		
		<u> </u>	 	


## Clock Watchdog

A Machine Check is asserted when the value in the clock cycle register is equal to the value in the clock watchdog register, which sets the watchdog timeout bit in the control register.

A Machine Check or a Reset, of any cause including a clock watchdog, disables the clock watchdog machine check. A write to the clock watchdog register enables the clock watchdog machine check.

It is required that a sufficient number of bits be implemented in the clock watchdog register so that the comparison with the clock cycle register overflows no more frequently than once per second. 32 bits is sufficient for a 4 GHz clock. The remaining unimplemented bits must be zero whenever read, and ignored on write. Equality is checked only against bits that are implemented in both the clock cycle and clock watchdog registers.

The clock watchdog register is both readable and writable, though in normal operation it is usually and periodically written with a sufficiently large value that the register does not equal the value in the clock cycle register before the next time it is written.



#### Physical acutress

The Clock registers appear at three different locations, for which three registers of the Clock are mapped. The Clock Cycle counter is register 0, the Clock Event is register 2, and ClockWatchdog is register 3. The physical address of a Clock Register 6, byte b is:

63		32 0
FFFF FFFF 0F00 0400 6310	110	ы
54	2 5	

```
del data - AccessPhysicalClock[pa,op,wdata] as
     f \leftarrow pag_{\underline{a}}
     case fill op of
         OIIR
              data ← 064 | | ClockCycle
         0 11 W:
              ClockCycle ← wdata63..0
         2 11 R
              data ← 096 I I ClockEvent
         2 11 W:
              ClockEvent +- wdata31_0
         3 11 R
              data ← 0% 11 ClockWatchdog
         3 11 W:
              ClockWatchdog ← wdata31.0
              EnableWatchdog - 1
     endcase
enddef
del RunClock as
    forever
         ClockCycle -- ClockCycle + 1
         # EnableWatchdog and {ClockCycle31.0 = ClockWatchdog31.0 then
              raise ClockWatchdogMachineCheck
         efreil [ClockCycle31.0 = ClockEvent31.0] then
              EventRegistero +- 1
```

Tue, Aug 17, 1999

Memory and Devices

endi wat endiorever enddel

# Tally

### Tally Counter

Each processor includes two counters that can tally processor-related events or operations. The values of the tally counter registers are incremented on each processor clock cycle in which specified events or operations occur. The tally counter registers do not signal events.

It is required that a sufficient number of bits be implemented so that the tally counter registers overflow no more frequently than once per second. 32 bits is sufficient for a 4 GHz clock. The remaining unimplemented bits must be zero whenever read, and ignored on write.

For testing purposes each of the tally counter registers are both readable and writable, though in normal operation each should be written only at system initialization time; there is no mechanism provided for adjusting the value in the event counter registers without the possibility of losing counts.

63		
	tally counter 0	
	64	
63		£
	tally counter 1	
	44	


#### Physical address

The Tally Counter registers appear at two different locations, for which the two registers are mapped. The physical address of a Tally Counter register f, byte b is:


63	1098	32 0
FFFF FFFF 0F00 0800 6310	4 0	) I
54	1 6	

### Tally Control

The tally counter control registers each select one metric for one of the tally counters.



Each control register is loaded with a value in one of the following formats:



flag	meaning
0	count instructions issued
1	count instructions retired (differs by branch mispred, exceptions)
2	count cycles in which at least one instruction is issued
3	count cycles in which next instruction is waiting for issue

WEXGSLBA: include instructions of these classes


15	14	13	12 8	7	4	3	2	1 0	)
	0	0	thread	flag	Т	S	L	WI	7
	1	$\neg$	5	4		7	1	1	

flag	meaning
0	count bytes transferred cache/buffer to/from processor
1	count bytes transferred memory to/from cache/buffer
2	
3	
4	count cache hits
5	count cycles in which at least one cache hit occurs
6	count cache misses
7	count cycles in which at least one cache miss occurs
815	

S.L.W.I: include instructions of these classes (Store, Load, Wide, Instruction fetch)

Tuc, Aug 17, 1999


Memory and Devices




flag	meaning
0	count cycles in which a new instruction is issued
1	count cycles in which an execution unit is busy
2	
3	court cycles in which an instruction is waiting for issue

n select unit number for G or A unit

EXTG Λ: include units of these classes (Ensemble, Crossbar, Translate, Grossp. Address)



event: select event number from event register



Other valid values for the tally control fields are given by the following table:

other	meaning
0	count number of instructions waiting to issue each cycle
1	count number of instructions waiting in spring each cycle
263	Reserved

tally control field interpretation

#### Physical address

The Tally Control registers appear at two different locations, for which the two registers are mapped. The physical address of a Tally Control register f, byte b is:

```
| | | | | R:
| data ← 0<sup>112</sup> | | TallyControl[f]
| | | | | W:
| TallyControl[f]← wdata<sub>15</sub> 0
| endcase
| enddef
```

# Thread Register


The Zeus processor includes a register that effectively contains the current thread number that reads the register. In this way, threads running identical code can discover their own identity.

It is required that a sufficient number of bits be implemented so that each thread receives a distinct value. Values must be consecutive, unsigned and include a zero value. The remaining unimplemented bits must be zero whenever read. Writes to this register are ignored.



#### Physical address

The physical address of the Thread Register, byte b is:



```
del data ← AccessPnysicalThread(pa,op,wdata) as case op of R:

data ← 0<sup>64</sup> 11 Thread

W:

// nothing
endcase
enddel
```

# <u>Index</u>

A	less equal
•	agned
Access detail required	unsigned
by global 17896, 109, 119, 122, 125, 127, 130,	zero signed
132, 134, 207, 294, 302, 307, 310, 312, 315	not equal
by local TB96, 109, 119, 122, 125, 127, 130, 132,	Pero
134, 287, 293, 302, 307, 310, 312, 315	Compare
by tag96, 10%, 119, 122, 125, 127, 130, 132, 134,	сору
297, 293, 302, 307, 310, 312, 315	copy immediate
Access disallowed	Copy Immediate
by global 17896, 108, 119, 122, 125, 127, 130,	enclusive nor
132, 134, 287, 293, 302, 307, 310, 312, 315	fixed point arithmetic exception
hr local TH96, 104, 119, 122, 125, 127, 130, 132,	Immediate
134, 287, 293, 302, 307, 310, 312, 315	Reversed
by rag96, 109, 119, 122, 125, 127, 130, 132, 134,	multiples
287, 293, 302, 307, 310, 312, 315	negate
In virtual address 94, 96, 108, 111, 116, 119, 122,	signed check overflow
125, 127, 130, 132, 134, 287, 293, 302, 307,	no operation
310, 312, 315	NCI
Address	not and
add	immediate
ammediate	not or
ugned	immediate
check overflow	or "3
unwened	ammediate
check overflow	101
signed	or not
check overflow"3	emendiate
unserred	Revened
check overflow	
w	and
and "3	equal zero
immedute	not equal zero
not	equal
and not	ummediate
ummediate Hil	equal zero
COMPAR	greater
and	ammediate
equal zero	unsigned
not equal zero	sened
equal	un agned
7em	zero signed
greater	greater equal
signed	ammediate
un wened	segned
zero samed	unagned
greater equal	mened
segred	un mg ned
unwgned	zero signed
zem signed	bea
less	immediate
signed76	signed
unagned	•••
umagned0	unsigned

winspred   16   16   16   16   16   16   16   1	
less equal symmethate signed	
### ### ### ### ### ### ### ### ### ##	Bra
signed 83 signed 85 signed 86 signed 86 sero signed 86 sort equal 86 sort equal 87 sort equal 87 sort equal 88 sort equal 89 sort equal 80 sor	1
unsgned 83 signed 86 unsigned 86 rero signed 86 rero signed 86 rot equal 86 simmediate 83 not equal zero 85 and equal simmediate 83 sift left 83 lift left 99 Subtract 90 sift immediate 91 fit left 91 subtract 9	
signed	
unsigned 86 zero signed 86 zero signed 86 not equal 86 antequal zero 86 and equal signed 83 not equal signed 83 ift left 83 ift limmediate 91 ift immediate 91 add 99 signed check overflow 91 ift right signed signed check overflow 91 ift right signed signed signed check overflow 91 ift right signed signed check overflow 91 ift right signed signed check overflow 91 ift right signed signed check overflow 93 insigned check overflow 86 insigned check overflow 83 insigned 84 insigned 83 insigned 84 insigned 84 insigned 84 insigned 85 insigned 85 insigned 86 insigned 85 insigned 85 insigned 86 insigned 86 insigned 87 insigned 87 insigned 86 insigned 87 ins	-
rero signed	1
not equal	
smmediate 83 not equal zero 66 and equal smmediate 83 not equal smmediate 83 iff læft 83 læft 89 Subtract 90 iff lmmediate 91 fi left 89 superadiate 91 add 89 supred check overflow 91 unagned check overflow 91 fi right 80 mmediate 91 fi right 80 mmediate 91 stract 80 unagned check overflow 91 stract 80 unagned check overflow 81 smmediate 81 many 93 or 83 many 93 or 80 mmmediate 81 j 73 j 84 j 85 j 86 j 86 j 87 j 87 j 88 j 88 j 88 j 88 j 88 j 88	
not equal zero	
and equal smmediate	
ummediate	•
### ### ### ### ### ### ### ### ### ##	•
summediate	
smmediate	
Inmediate   Add.	
Left	
Immediate	
Add	
Add	
if Immediate 91 fi left immediate 91 add 89 signed check overflow 91 subtract 91 subtract 91 subtract 91 if right immediate unsigned check overflow 91 fi right immediate unsigned 6 and sluft right summediate 91 stract 86 signed check overflow 86 imagned check overflow 86 imagned check overflow 86 imagned check overflow 83 imagned check overflow 83 imagned 6 imagned 6 imagned 6 imagned 7 imagned 7 imagned 83 imagned	
ift Immediate 91 fi left immediate 91 add 89 signed check overflow 91 subtract 91 immediate 91 fi right immediate 91 interpret 91 fi right immediate 91 interpret 96 interpret 96 interpret 96 interpret 96 interpret 97 interpret 96 interpret 97 interpret 98 interpret	
fi left smmediate	•
signed check overflow   91     subtract   91     unsigned check overflow   91     fi right   91     immediate   91     unsigned   91     it right   91	
signed check overflow   91     subtract   91     unsigned check overflow   91     fi right   91     immediate   91     unsigned   91     it right   91	
signed check overflow 91 subtract 90 unsigned check overflow 91 fi right immediate unsigned ned shift right ammediate 91 ptract 86 immediate 86 unsigned check overflow 86 unsigned check overflow 86 unsigned check overflow 83 immediate 80 i	
subtract     91       unsigned check overflow     91       fi right     mmediate       unsigned     91       ishift right     86       unmediate     91       ptract     86       unsigned check overflow     86       unsigned     83       check overflow     83       unsigned     83       check overflow     83       unsigned     1       check overflow     83       mary     93       or     73       unmediate     80       immediate     80       or     79       yo reserved     72       yo Reserved     72       iectury description registers     407	
Unsigned check overflow   91	
ft right immediate unsigned ned shift right smmediate	
mmediate unsigned ned shift right ammediate	
ned shuft right smmediate	
ned shuft right smmediate	
shift right smmediate	•
### ### ### ### ### ### ### ### ### ##	
Struct	
ingred check overflow	
######################################	
Struct immediate	
regred check overflow 83   1   1   1   1   1   1   1   1   1	
Check overflow	
unsigned	,
Check overflow	
mary 93  or  immediate 80  f 73  immediate 80  r 70  yo reserved 72  yo Reserved 72  inctury description registers 407	
or smeduite 80 1	
Immediate	•
7.3  promec'site	
immed intermed 80 mmed 179 yo reserved 72 yo Reserved 72 is sectory description registers 407	•
79 ye reserved	_
ys reserved	•
ys Reserved	
ecture description registers	
er a description registers	

В
Branch
and
equal zero98
not equal zero98
back
barrier
Conditional 98
I-loanng-Point101
Visibility
Floating-Point103
down105
equal
floating-point
double
half101
<b>quad</b> 101
single101
ednaj seto
gateway106
Gateway
greater
floating-point
double 101
half101
qued101
tangle101
signed
unsigned98
<del>7610</del> .
signed98
greater equal
floating-point
double 101
half101
quad101
single101
signed
unsigned98
zero signed
halt
! [mt
Immediate
immediate
link
Immediate
nnumble
floating-point single
less
. 1771
floating-poin: double
half101
quad
quat 101

Zeus System Architecture	Tue, Aug	17, 1999	Index: C
unsigned	<del></del>	milibbe	216
7210			216
vgned	98		206
less equal			206
floating-point		unugned	
double	101	bytes	216
half	101	doublets	
quad	101		206
sengle	101	nibbles	
signed	98		206
unugned	96		206
zero signed			206
less greater		signed	
floating-point		bytes	157
double	101	doublets	157
half	101	hexlet	
quad	101	nibbles	187
sangle		octlets	
bnk		pecks	187
l mk		quadlets	157
no operation		unsigned	
not equal		bytes	187
not equal zero	98	doublets	157
not invisible		hexlet	187
floating-point		nubbles	
rangle	103	octlets	187
not visible		pecks	187
floating-point		quedicts	187
sangle	103	сору	207
agned		deposit	
less	96	werks	
visible		bits	
floating point		bytes	
sangle		doublets	
Branch back		heslet	
Branch barner		nubbles	
Branch Conditionally		octlets	
Branch down	105	pecks	
Branch halt	110	dragets	3v1
_		signed	
С		bytes	
-barbaras	4	doublets	
Classed Brokes Viscos		bexlet	
Classical Pipeline Structures		mbbles	
Cycle	413	octlets	
Event		pecks	
Wan holog		quadlets	196
Compart-set	_	expand	
control register		immediate	
Crossbar	U2, 914, 911 187	wigned	<b>a.</b> -
compress		•	276
immediate			306
signed		hexlet	
bytes	314	nebbles	
doublets	**************************************	octlets	
hexiet		pecks	
****		quadlets	

immediate byses
doublets
doublets
heslet
ocilets2
pecks
quadiets
totale right
immediate
bytes
doublets
healet
abbles
octles
pecks
select bytes
shaft keft
byses
doublets18
healet
ammediate
bytes
doublets30
healet2u
abbles 30
octlets
pecks
quaden
signed bytes
check overflow
ngned doublets
check overflow
wened hexlet
check overflow
mened nibbles
check overflow
_
signed or flets
check overflow
rigned pecks
check overflow
ugned quadlets
check overflow20
unugned byses
check overflow20
unagned doublets
check overflow20°
unugued healet
check overflow
unugned rubbles
check overflow
unugned octless
check overflow
unugned pecks
check overflow

### Index: C

unagned quadlets		heslet	21/7
- check overflow	3 <i>1</i> 7	nabbles	
merge		ocilen	
bytes	204	pecks	
doublets	214	quadlets	307
hexlet	2114	merge	
immediate		bytes	204
bytes	211	doublets	
doublets	211	hexlet	
hexlet	211	immediate	
nibbles		bytes	311
octlets		doublets	
pecks		hexlet	
quadlets		nabbles	
nibbles	XM	_	
octlen			211
pecks		pecks	
quadlets		quadlets	
nibbles		nibbles	
octlets		oc dets	
pecks		pecks	
		dragets	204
quadlets	1 88	unagned	
signed		bytes	
bytes		doublets	
check overflow	185	hexlet	
doublets		asbbles	
check overflow	188	octlets	
hexlet		pecks	188
check overflow	188	quadlets	188
natifiles		Short Immediate	206
check overflow	188	Inplace	211
octlets		shuffle	
check overflow	188	within bytes	213
pecks		within doublets	213
check overflow	188	within hexler	
quadlets		within octlets	213
check overflow	188	within pecks	
unsigned		within quadlets	213
bytes		within triclet	211
check overflow	188		213
doublets		mened	
check overflow	188	shift zight	
hexlet		bytes	1 94
check overflow	188	doublets	
nibbles		hexiet	
check overflow	188	immediate	185
octlets		h-h-	
check overflow	188		
pecks		doublets	207
check overflow	144	hexiet	207
quadlets	190	nabbles	207
check overflow	144	octien	
ift nght	1 0 5	pecks	
immediate		quadlets	
•		nibbles	188
unagned		octlen	189
bytes	7	pecks	188
doublets	207	quadiers	9 4344

Zeus System Architecture	Tue, Aug	17, 1999	Index: D
muzie	119	complex	
Swork		mulaply	
Teman		bytes	22
unsgeed		doublets	
depout		quediets	
bytes	196	convert	22
doublets		floating-point	,
heslet		double from octiets	**
nibbles			
octlets		double from quaddouble from single	<b>***</b>
probs		doublets from half	
quadiets		half from doublets	
extend		helf from single	
emmediate			
bries	197	hexlet from quad	
doublers		hexiet from quad	
hexlet.		octlets from double octlets from double	Z7
nebbles			
octen		quad from double	
pecks		quad from hexlet	
quadien		quadlets from single	
withdraw		single from double	276
bytes	104	single from half	
doublets		single from quadlets	Z77
		floating-point	
hexlet		single from double	276
abbles		convolve	
octets		complex	
pecks		bytes	
quadiets	190	doublets	221
	•••	floating-point	
bytes		double	
doublets		big-endian	
hexiet		little-endian	232
mbbles		half	
octien		bg-endisn	
pecks		little-endian	232
quadiers	1%	single	•
_		hig-endian	
D		little-endun	232
D. L. W. O	_	quadlets	221
Data-handling Operations	<b>36</b>	extract	
_		tmmediate	
E		mixed-signed bytes	
	_	big-endinn	
l'invemble	221	ceding	226
absolute value		floor	226
floating-point		nestest	236
double		<b>2010</b>	226
half		little-endian	
<b>9-81</b>		ceiling	226
muche	276	floor	
add		nearest	226
floating point		Pero	
double		mixed-signed doublets	
half		big-endian	
quad	25#	ceiling	226
unele		<b>0</b>	

Tue, Aug 17, 1999

Index: E

	•		
nearest	226	krtie-endus	
7610	226	ceding	225
little-endan		Boor	225
cesling	227	nearest	225
floor	227	25.10	
nearest	227	ngned complex octlers	
PETO	<u>22</u> 7	big-ending	
mused signed oction		craing	775
big-endian			225
ceding	226	nearest	
floor	_226	2010	23
REAFER	226	little-ending	
2610	226	ceing	225
little-endess		foor	
ceding	227	acacest	
floor			
nearest			225
7610		ngned complex quadlets	
mixed agreed quadlets		big-endina	
big-endiss		ceshing	
coing	•••	Boor	
floor		ncarest	
		2610	225
REAFTH		irtle-endus	
7610	226		225
httle-endran			225
colong.		nessest	225
floor		3EFO	225
REMENT		ngned doublets	
sero	22**	big-endian	
mened byses		crating	225
big-endum		floor	235
caling	225	neatest	226
floor		2010	226
nearest	225	little-endina	
7610	225	ceiling	226
little endran		floor	234
colong	226	nearest	226
floor	226	×10	
nearest	226	signed ocalets	
7ETO	226	big-endan	
agned complex byses		ceding	226
big-endian		floor	
ceshing	225	GCATCH	
floor		200	
nearest		little-ending	429
7210			
little endiss		Colong	226 236
ceding	225	floor	
floor		ocarest	2%
nearest		2210	236
7610		signed quadlets	
waned complex doublets		big-endian	
big endian		ceding	:22
	***	floor	
dang		Dearest	
Aoor		2610	
nearest		little-endina	
7610	225	ceshog	236

floor	26 quadlets221
nearest	26 unsigned
PERO	
unagned bytes	doublets221
big-endian	octlets
cebng	
floor	•
nearest	
lettle-endran	Immediate
cribng	
floor	
nearest	_ · · · · · · · · · · · · · · · · · · ·
unsigned doublets	double
big-endian	half
ceding	
floor	
nearest	~. ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
httle-enden	
celing	floating-point
floor	
nearest	
unsigned octlets	-·
big-endian	single
ceiling	signed
floor	
pearest	
little-endisa	
ceding	linsembleconvert
	- twenty house
floor	
nearest	
unsigned quadlets	quadletsfromsingle278
big-endian	extract
ceiling	
floor	
hade and the	
little-endian	ceiling244
ceiling	
floor	
nearest	27 240
osting-point double	doublets
big-endisn	
little-endian	32 floor244
osting-point half	nearest244
big-endinn	
linte-endian	32 octlets
osting-point single	ceiling244
	32 floor244
little-endian	32 nearest244
wxed-signed	7em24
bytes	21 quadlets
doublets	21 cesling
octlets	21 floor
quadlets	21 nearest
ened	7810244
gnea	
bytes	<u>.</u>
**	21 unugned

Zeus System Architecture	Tue, Aug 17, 1999		Index:
floor	244	unsigned	
- RESIEW		, •••	
dendidets			252
ceding	244		252
floor	244	quadlets	
Aceresi	244	complex	
octiens		floating-point	
ceding	244	double	259
Boor	244	helf	
REAFES!	244	single	
quadlets		extract	
ceing	244	immediate	
Acor	244	mixed-signed	
Acarest		bytes	
Fatract		ceiling	245
Immediate		floor	
Immediate Inplace	251	nearest	245
fineting-point		- <b>3670</b>	
reciprocal square root estimate		doublets	
double		ceiling	245
helf		floor	
<b>qued</b>		actest	
engir		<b>3610</b>	
Floring point		octlets	
Inplace	261	ceiling	245
Hosting-point	264	Boor	
log of most significant bit		nearest	
egned		<b>2010</b>	
byses		quadlets	
doublets		ceiling	245
heslet		Boot	245
octien		nearest	245
quadlets	274	æro	245
unugned		rigned	
bytes		bytes	
doublets		ceiling	244
heslet		floor	244
actien		nearest	244
quadiets		<b>2610</b>	244
multiply		doublen	
add	•	ceiling	244
estract		floor	244
		nearest	244
mued signed	•••	3610	244
bytes		octlets	
doublets	251	ceiling	
ocilets		floor	
quadlets	291	nearest	
ngned		PC10	245
bytes		quadlets	
complex bytes		criting	
complex doublets		floor	244
complex octlets	251	nearest	
complex quadlets	251	2610	245
druhlere		unsigned	
octiets	252	bytes	
quadlets	252	ceiling	245

floor		No. 11.11	
	245	bytes and doublets	· <b>2</b> 61
doublets		doublets and quadlets	261
	245	quadlets and octlets	261
		complex floating-point	
	245	double	264
	245	helf	264
octlets		engle	26.4
ceshog	246	floating-point	
floor	246	do ible	34.4
nearest	246	half	
quadlets		• • • • • • • • • • • • • • • • • • •	264
ceiling	245	<b>quad</b>	264
	245	ongle	264
nearest		mixed-signed	
floating-point		bytes and doublets	261
double		doublets and quadlets	261
		octlets and hexlet	261
M		quadlets and octlets	
quad		rigned	
single	259	bytes and doublets	261
mixed-signed		doublets and quadlets	
bytes	221	octiets and hexlet	
doublets	221	mediate and color	201
octlets		quadlets and octlets	261
quadlets		**	
polynomial		bytes and doublets	261
bytes	221	doublets and quadlets	261
doublets		octlets and hexlet	261
		quadlets and octlets	261
octlets	221	multiply extract	
quadlets	221	immediate	
mened		complex	
bytes	221	bytes	
doublets	221	ceiling	245
octlets	221		
quadlets	221	floor	
PLACTS	•	nearest	
mixed-signed		<b>2010</b>	245
bytes		doublets	
doublets		ceiling	245
octlets		floor	245
		nearest	245
quadlets		<b>2610</b>	
eigned		octlets	
bytes		cething	216
doublets		floor	
octlets		nesrest	
quadlets			
unwigned	•	2010	245
bytes		quadlets	
doublen		cessing	245
octiets		floot	245
quadlets		nearest	245
		æro	
unsigned		multiply subtract	
bytes	222	complex	
doublets	222	bytes and doublets	34.1
octlets	222	doublets and quadlets	
quadlets	222	mediate and and a	261
ultiply add		quadlets and octlets	261
complex		complex floating-point	_
•		double	264

Zeus System Architecture	Tue, A	ug 17, 1999 Index: F G
helf		half
ungle	264	quad
floating-point		ingle
double		nened
half		bytes
quad	264	doublets
mgle	264	octlets
mixed-agned		quadlets274
bytes and doublets		unnigned
doublets and quadlets	261	bits
octlets and healet	261	bytes
quadlets and octlets	261	doublets
signed		octlets
bytes and doublets	261	quadlets
doublets and quadlets	261	Ternary 269
octlets and hexlet	261	Temacy
quadlets and ocdets	261	Floating-point272
unugned		Unary274
bytes and doublets	261	Ploeting-point
doublets and quadlets	261	Ensemble absolute value
octlets and hexlet	261	floating-point
quadlets and ocdets	261	half276
multiply_sum		L'insemble copy
complex		floating-point
bytes		half
doublets		Ensemble scale add
quadiets		floating-point
negate		double
floating-point		helf
double	<b>277</b>	single
half		E7
quad	277	F
ungle	<b>2</b> 77	F
reciprocal estimate		Fixed-point21
floating-point		Fixed-point arithmetic 75, 78, 82, 85, 88, 92, 137,
double	277	153, 162, 167, 175, 191, 210
half	277	Floating-point22
quad	277	Floating-point arithmetic 156, 178, 260, 268, 282,
sungle	277	307
Reversed		Forwarding55
l-losting-point		,
scale add extract	236	G
adrans toot		U
floating-point		Galois Field Operations
double	279	Gateway
half	278	Gateway disallowed108
quad	279	Global TB miss96, 109, 119, 122, 125, 127, 134,
single	279	287, 294, 302, 307, 310, 312, 315
subtract		Group
floating-point		add
double	267	bins141
half	<b>267</b>	bytes135
quad	267	doublets 135
sangle	267	halve
		menec
floating-point double		ngned bytes

7.

Avor138	quadlet
rearest138	check overflow
xero138	unmened
doublets	doublet
cesting138	check overflow
Roor 138	heslet
nearest138	check overflow.
sero138	octiet
hexlet	check overflow
ceiling	quadlet
floor136	check overflow
nearest	limit
200136	tioned
octiens	•
ceiling	bytes
floor1\8	doublets
nearest	healet
2019	octlets
quadets	quadlets
ceiling138	unsigned
floor	by1c3
nearest	doublets
7210	hexlet
	octiets
unigned	quadlets
bytes	octlets
ceiling	quadlets
floor138	eigned
nearest	bytes
doublets	check overflow
ceiling138	doublets
floor 1 38	check overflow
nearest	hexlet
hexiet	check overflow
ceiling138	octlets
floor138	heck overflow
nearest138	quadi ets
octlets	check overflow
ceiling138	unsigned
floor138	bytes
nearest138	check reerBow
quadlets	doublets
ceiling138	check overflow1
floor138	hexlet
nearest138	check overflow
let135	octlets
nediate	check overflow1
loublet 159	quadlets
rexlet159	ahada amada
xtlet159	Add
pundlet	lahr
igned	add add add
doublet	bin1
check overflow159	bytes
hexlet	doublets
check overflow159	hestel
ochet	**************************************
check overflow159	octlets
	quadiets

eus System Architecture	Tue, Aug	17, 1999	Index: (
add add subtract	•	octen.	
bets	141		150
bytes	168	greater	
doublets		floating-point	
hexlet	165	double	155
octlets	168	· balf	
quadlets	168	quad	
add subtract add		ningle	
bytes	168	unmened	
doublets	168	bytes	150
hezlet	168	doublets	
octlets	168	heslet	
quadlets		octlets	
and	141	quadlets	
immediate		<b>BETO</b>	
doublet	159	rigned	
hexlet	159	bytes	150
octlet		doublets	150
quadlet	159		150
and not	141	octiets	150
immediate		quadlets	150
doublet		greater equal	
hesiet		signed	
octlet		bytes	148
quadlet		doublets	148
boolean		hexlet	145
Hoolean	141	octlets	148
combine		quadlets	148
end		unsigned	
equal zero		bytes	148
bytes		doublets	148
doublets		hexlet	148
hexlet		octlets	
ocilets		quadlets	148
quadlets	148	seto signed	
not ednay sero		bytes	
bytes	148	doublets	
doublets		hexlet	
hexlet		octiets	
octlets		quadlets	150
quadlets		Eleater or ednay	
equal		floating-point	
bytes		double	
doublets	148	юц	
floating-point double		quad	
half		mokle	154
		less	
quad		floating-point	
nngle		double	
hexlet		half	
octlets		quad	
quadlets	145	single	154
		unsigned	
ngned		by tes	
bytes		doublets	
doublets		hexlet	148
hexiet	150	ocdets	148

quadlets	148	leu -	
<b>ZETO</b>		byses	148
agned		doublets	148
bytes		hexlet	
doublets		octlets	
hexlet	150	quadlets	140
octlets		Compare	1.40
quadlets		l'losting-point	140
less equal		coby """"""	141 140
floating-point			141, 160
double	155	copy immediate	
half		byte	
		doublet	157
		hexlet	157
single	133	octlet	157
signed		quadlet	157
bytes		Copy Immediate	157
doublets	150	exclusive-nor	142
beslet		immediate	
octlets		doublet	160
quadiets	150	hexlet	
unsigned		octlet	
bytes	150	quadlet	160
doublets	150	exclusive-or	142
hexlet	150	immediate	········ 174
octlets	150	doublet	150
quadets	150	hexlet	
zero signed		ocilet	
bytes	150		159
doublets	150	quadlet	159
hexlet.		fixed point arithmetic exception	151
octlett		Galois field multip!/	
quadiets		byte	269
less or greater	1 30	octlet	269
floating-point		Immediate	159
double	164	Revened	163
hal		Inplace	168
		multiplex	186
quad		nand	141
angle	154	negate	
not equal		doublet	164
bytes		hexlet	164
doublets		octlet	164
hes.let	149	quadlet	164
octlets		signed	
quadlets	148	doublet	
zero signed		check overflow	164
bytes	151	hexlet	
doublets	151	check overflow	144
hexlet	151	octlet	104
octlets	151	check overflow	
quadlers		quadlet	104
Mgned			
greater		check overflow.	
b)161	150	no operation	151
doublets	140	NOT	
he slet.	1	not	141, 160
octlets	رجر : ۱ Szi	not end	
quadlets	1377	immediate	
	139	doublet	110

cus System Architecture	Tue, Aug 17, 1909		Index: G	
hexlet	159	greater		
octlet	159	floating-point		
quadlet	159	double	177	
not of		half		
immediate		qued		
double:	159	single		
hexlet		immediate	······································	
octlet			•	
quadlet		unsigned		
or 141	························· 1 J7	doublets		
immediate		hexlet		
		octlets		
doublet		quadlets	164	
hexlet		signed		
octlet		bits	141	
quadlet		unsigned		
f not	141	bits	141	
ammediate		bytes	173	
doublet	160	doublets		
hexlet	160	hexlet		
octlet	160	octlets		
quadlet		quadlets		
leversed		200		
Floating-point				
***************************************	157	mgned		
and		bits		
equal zero		bytes		
put	4.44	doublets		
		hexlet		
bytes		octlets		
doublers		quadlets	172	
hexlet		greater equal		
octlets		floating-point		
quadlets	170	double	176	
not equal zero		half	176	
bits	141	quad		
bytes	170	single		
doublets	1°V	migned		
hexlet	170	birs	141	
octlets		bytes		
quadlets				
equal		doublets		
bits	141	hexlet		
bytes		octlets		
doublen		quadlets		
	i /V	unsigned		
floating-point		bin	141	
double		bytes	170	
half		doublets	170	
quad		hexlet	170	
ungle	176	octiets		
hexlet		quadlets		
octlets		zero signed		
quadlets	שרו	bin	141	
zero		bytes		
bytes	172	doublets	4 · 1 · · · · · · · · · · · · · · · · ·	
doublets		hexlet		
hexlet				
octlets		octlets		
	172	quadlets	177	

ngned	quadlets	*************
greater	unagned	
doublets	bets.	***************************************
hexlet164	lytes	
octlets164	doublets	
quadlets164	hexlet	
	octiets	
floating-point `	quadlets	
double	zero signed	
176	bm	,
gred	healet	
	•	***********
single	less greater	
rigned	floating-point	
bits141	double	
unigned	<b>W</b> f	Ma 404 004 4 0004 6 - 04
bits141	quad	····
bytes170	magle	**********
doublets	not equal	
hexlet	bin	
octlets170	bytes	
quadlets	doublets	
4	hexlet	
signed	octlets	
bits141	quadlets	
bytes172	zero	•
doublets 172	bytes	*******
hexlet	doublets	
octlets	hexlet	
quadlets172	octlen	
s equal	quadlets	
Souting-point	signed	****************
double	•••	
177	greater	
	bytes	
quad	doublets	
ningle177	hexlet	
immediate	octlets	
signed	quadlets	*************
doublets164	lesa	
hexlet	bytes	
octlets164	doublets	
quadlets164	hexlet	
unsigned	octlets	
doublets164		
	quadlets	
beslet	<b>x</b> t	***************************************
octlets164	ert and	
quadlets164	equal zero	
nigned	immediate	
birs141	doublets	
bytes172	hexlet	
doublets172	octlets	
beslet172	quadien	
octets	•	** 1-6** ** 1*** ***
guadiets	not equal zero	
• •	smmediate	
signed zero	doublets	
bytes	hexlet	
doublets	ocilets	
octlets	quadlets	

Add ...... Subtract...

subtract

Zeus System Architecture

		143
	**************************************	
souble	<b>6</b>	171
alve		•••
	•	
nigo	ed	
b	rtes	
-,		
	cesting	
	Bone	183
	nearest	
	2810	l 83
de	oublets	
	ceiling	
	•	
	Boor	183
	nrarest	183
	20	ı
h	exlet	
	ceiling	181
	Boot	
	acarest	13
	DC FO	47
		100
00	culets	
	ceding	183
	floor	181
	nearest	C.
	×10	183
-	aden .	
т	ceding	
	floor	183
	nearest	181
	2010	
		183
unai	gned	
be	ries	
-,		
	ceiling	i gr)
	floor	183
	neacest	181
	200	i &
de	oublets	
	ceiling	12
•	Boor1	
	nesres1	83
	pero	21
L.	slet	_
714		
	criting	83
	floor	83
	nearest	
	PETO	84
00	tiets	
	ومظنم	•
	celing	
	floor 1	83
	nearest	83
	7ero	
	-	a
ዋ	adlets	
		83
	ceiling	
	Ceiling	
	floor1	83
	floor	<b>83</b>
	floor	83 83 83
eslet.	floor	83 83 83

bernet	netlet
uened	check merfine
doublets	quallet
heslet 171	check exerting
octlets	subtract limit
qualiets	ununci
brut ugned	hytes
byes 171	doublets 171
octlets	healet 1"1
quadlets	
sened	nctlets 1"1
	quadlets
b, tes check overflow171	subtract subtract add
doublets	bets
	subtract subtract subtract
check overflow	tets
hexlet	Ternary186
check overflow171	tpies mai.
octlets	and
check overflow171	bes141
quadlets	exclusive-nor
check (werflow1~1	exclusive-or
unsgred	nand141
bytes	nor
check overflow1"1	or 141
doublets	Pero 142 15°
check overflow1"1	
hexlet	ī
check overflow1~1	i.
octlets	implementation defined parameters
check overflow171	and the state of t
quidlets	•
check overflow	L
Subtract	least non-sleand level 314.
Subtract Halve	least provinged level
Halve	losd11*
Halve	Load
Halve 183 subtract edd add bits 141	Load
Halve 183 subtract edd add bits 141 subtract add subtract	Load
Finite 183 subtract edd add bits 141 subtract add subtract bits 141	Load
Finite 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate	Load
Fiaive	12nd
Fialve	Load
Fialve	Load
Fialve	12nd
Finite	Load
	Load
Halve 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate doublet 163 healet 163 octlet 163 ugned doublet 163 check overflow 163	Load
I laive 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate doublet 163 healet 163 octlet 163 ugned doublet 163 supred doublet 163	Load   11"
Fiaive 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate doublet 163 healet 163 octlet 163 quadlet 163 ugned doublet 163 healet 163 topicet 163 healet 163 check overflow 163 healet 163	Load
Halve 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate doublet 163 hexlet 163 octlet 163 ugned doublet 163 tugned doublet 163 hexlet 163 tugned doublet 163 hexlet 163 hexlet 163 hexlet 163 hexlet 163 hexlet 163 hexlet 163	Load   11"
I falve 183 subtract edd add birs 141 subtract add subtract bits 141 subtract immediate doublet 163 healet 163 octlet 163 quadlet 163 sugned 163 bealet check overflow 163 healet check overflow 163 healet check overflow 163	Load   11"
Fialve	Load   11"
Fialve	Load   11"
Fialve	Load   11"
I falve 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate doublet 163 healet 163 octlet 163 quadlet 163 sugned doublet 163 healet 163 healet 163 quadlet 163 healet 163 uniqued 163 uniqued 163 uniqued 163	Load   11"
subtract edd add bits	Load   11"
I laive 183 subtract edd add bits 141 subtract add subtract bits 141 subtract immediate doublet 163 healet 163 octlet 163 quadlet 163 uigned 163 healet 163 check overflow 163 healet 164 octlet 165 uigned 165 uigned 165 check overflow 166 octlet 166 octl	Load
Halve 183 subtract edd add bits 141 subtract add subtract bits 141 subtract smmediate doublet 163 healet 163 octlet 163 ugned 163 wigned 163 healet 163 check overflow 163 healet 164 octlet 163 unsigned 163 healet 164	Load   11"

cus System Architecture	Tue, Au	g 17, 1999 Index: M
big endian:	170	hig endian
little endian	–	httle-endan 11
lag endian		octlet
btile endian:		aligned
quadlet		• • • • • • • • • • • • • • • • • • •
aligned		big-endian
big-endisn:	120	httle-endan
bitle endian		big-endian 113
		little enduan
ing endun:		quadlet
httle-endian:	131	aligned
unsigned		big-endian117
byte:	120	brtle-endon
doublet		big-endian117
abgned		lattle-enduan
hig-endian:	120	Load and Store
little endian	130	Local TB mas96, 109, 119, 122, 125, 127, 130,
lag endan:	120	132, 134, 287, 294, 302, 307, 310, 312, 315
bitle endan:		and an it may the property of
octlet		\$4
aligned		M
hig-endun:	120	machine check410
little endian:		
big endian:		Memory Management316
		most-privileged level316
httle-endian:	120	multiprocessor316
quadlet		
abgned		P
big endian:		•
little endian		Pipeline Organization
big-endian:	120	Prediction
little-endian		Procedure Calling Conventions 40
Immediate	120	•
egned		R
Inte	117	
doublet		Register Usage
aligned		Reserved anstruction
Ing-endian	11~	Reserved Instruction 94, 96, 97, 105, 102, 110, 116
little-endian	117	158, 210, 212, 218
lag-endian		rest
little endian		
octlet		Resources
aligned		Rounding
ing endian		
•••		S
httle endian		
hig endian		set on compare
httle endun	117	Software Conventions
quadlet		start vector address
aligned		status register
big-endian		Store123
httle-endian		add swap immediate
hig endian		octlet
little endian	117	abgred by-endian
unsgned		abgned bitle-endsan
byte	11*	add swap octlet
doublet		aligned big-endian
aligned		aligned little-endsan
big endian	117	byte
		V115

the property of the transfer of the first of the second

75

hig-endian......283

Index: W

•		
lettle-endson233 quadlet	extract immediate mixed ingred	
big-endisn283	hytes	
brile endran 283	big-enden	
polynomial byte	cribing	291
by enden 213	floor	291
httle enden 283	nearest	290
polynomial doublet	7ero	290
big-endian283	httle-endan	
brite enchan 283	ceding	290
polynomial quedlet	floor	296
by endon	nearest	294
brile-endom 283	<b>PFTO</b>	296
agned	doublets	
byte	big-endien	
•	ceding	296
big endian	floor	296
	Scatted	296
complex byte	2610	296
big-endura	little-endian	
brile-endon 283	ceding	206
complex doublet	floor	. 204
big endian283	nearest	704
lettle enchan	2010	704
doublet	octless	270
by radian	big-endum	
lattle -o schon	ceding	904
quadlet	floor	 
beg enden203	nearest	67 / 
little enchan	\$e10	
unagned	little-eration	£9 /
byte	cedang	•••
by enden283	floor	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
httle-endsen 203	nearest	297
doublet	200	
big endan	quadlets	<b>29</b> 7
httle-endson 283	big-endian	
quadlet	ceing	
by endan 283	Anne	Z96
little-endun	floor	29%
Mulnply	nearest	290
Matrix 283	ittle-endian	296
Extract		_
Immediate	criting	296
Floating Point	floor.	296
Galois	nearest	2%
multiply matrix	Rro	246
complex	floating-point	
floating-point	GOODIE	
double	big-endian	303
big es. han303	little-endus	303
little endian 303	half	
half	big-endian	303
big-endisn303	httle-endun	VI
brile enchan 303	single	
unde	big-endian	¥\
	bitle-endian	<b>J</b> UŠ
httle endan303	switch big-endun	

 Neus System Architecture
 Tue, Aug 17, 1999
 Index: W

 brile endian
 311
 brile endian
 313

 Switch
 311
 octlets

 translate
 bg endian
 313

 bytes
 brile endian
 313

 bg endian
 313
 quadlets

 brile endian
 313
 bg endian
 313


 doublets
 brile endian
 313

 bre endian
 313
 little endian
 313

## BroadMX Architecture


Key architectural features for communications performance

## Major Operation Codes



#### **SuperSpring**

■ Decouples Access from Execution



#### **SuperThread**


- Simultaneous Multithreading
- Expensive resources (\$, X, E, T) shared among threads
- ♦ improves utilization of resources
- Cheap resources (A, B, L, S) dedicated per thread
- ♦ keeps branch latency low
- enables multiple front-end architectures

■ Full width register operands

■ Full width register result

Peak utilization of data path bandwidth and flexibility

### Instruction Formats



August 20, 1999

9

## Address Instructions

Fixed-point operations over addresses

**64-bit** 

Add, Subtract, Set-conditional

■ Boolean: 2-operand, MUX

Shift immediate

■ Shift left immediate add

Compare

# Load, Store, Sync Instructions

- Attributes
- type: signed, Unsigned
- size: 8, 16, 32, 64, 128
- alignment: Aligned, unaligned
- ◆ ordering: Little-endian, Big-endian
- Synchronization: 64 A
- ◆ add-, compare, mux-swap; mux
- Addressing forms
- register + shifted immediate
- register + shifted register



■ Aligned octlet operations

Add-Swap

■ load mem->reg, add reg+mem->mem

Compare-Swap

■ load mem->reg, compare reg<->reg, >mem

if equal, store reg-

dews-xnM ◆

■ load mem->reg, mux:mask,reg,mem->mem

**M** M CX

■ load mem, mux:mask,reg,mem->mem

### Branch Instructions

B.LINK, B.LINK.

m

■ B.DOWN

■ B.BACK

■ B.HALT

B.BARRIER

Branch conditional

Branch hint

Branch gateway

Procedure call

Unconditional

Procedure return, switch Gateway return


Exception return Interrupt wait Instruction-fetch wait

### Branch Conditional

- | Floating-point: F16 F32 F64 F128
- ◆ B.E.F, B.L.G.F, B.L.F, B.GE.F
- Homogeneous Coordinates: 4xF32
- ◆ B.V.F, B.NV.F, B.I.F, B.NI.F
- ◆ Visible: line within viewing cube
- Invisible: line outside viewing cube
- Fixed-point: 128 bits
- ▶ B.E, B.NE, B.L, B.GE, B.L.U, B.GE.U
- ◆ B.AND.E.Z, B.AND.NE.Z
- B.E.Z, B.NE.Z, B.L.Z, B.G.Z, B.LE.Z, B.GE.Z

#### **Branch Hint**

- Hints for loops,
   switches, methods
- Fully interruptible



- B.HINT.I b,c,t
- B.HINT b,c,rd
- Branch at b is likely c times, to t/rd, then is not likely.


### Branch Gateway

#### Gateway

- ♦ level 0 to 2
- ◆ secure entry
- data pointer
- stack pointer


#### Code

- LIG4LA dp=dp,off
- LIGALA Ip=dp,0
- B.GATE (Ip=dp,Ip)
- LIG4LA dp=dp,8
- SIG4LA sp,dp,off
- LI64LA sp=dp,off



#### Data pointer

- Memory pool for literals, statics
- procedures may share pool
- items sorted by size
- smallest items near dp
- All items aligned to size





# Procedure call conventions

かのとのは、これのでは、

- Compatible with dynamic linking
- Register 63 (sp) is stack pointer
- Stack space allocated for parameters by caller
- Up to 8 parameters passed in registers 2-9
- Register 0 (Ip) loaded with procedure address
- Register 1 (dp) loaded with data pointer
- To enter: BLINK Ip=Ip
- Register 2 contains return value
- To return: B lp

## Procedure Call Structure

Caller (non-leaf):

lp,sp,off dp,sp,off sp,-size SIGALA SCALA ADDI

# allocate stack space

# save data pointer # save link pointer

# use data pointer

88 B.LINK.I

# call procedure with shared op

# load callee code address # load callee data pointer

# use data pointer

lp=dp,off dp=dp,off -164LA -164LA B.LINK

dp=sp,off LI64LA

# data pointer not available

#call procedure

#reload data pointer

lp,sp,off sp,size lp -IBALA ADDI

# deallocate stack space #reload link pointer # use data pointer

#return to caller

#return to caller


■ Callee(leaf):

 $\mathbf{\omega}$ 

# args in reg, use data pointer

### Group Instructions

- Fixed-point operations over 128-bit operands with 8..128 bit symbols
- Add, Subtract, Set-conditional
- 3-operand Add/Subtract
- Add/Subtract Halve, Limiting
- Boolean: 3-operand, MUX
- Shift left immediate add
- Compare



### Group triple operand

- Reduces latency for common arithmetic operations
- Group triple add/subtract
- $\bullet$  rd<sub>128</sub> = rd<sub>128</sub>  $\pm$  rC<sub>128</sub> + rb<sub>128</sub>
- 8-128 bit symbols
- Group shift 1-4 and add/subtract
- matches load/store with shifted index
- Group triple boolean immediate
- $\bullet$  rd<sub>i</sub> = f(rd<sub>i</sub>,rc<sub>i</sub>,rb<sub>i</sub>), i=0..127
- 8 immediate bits specify f

## Typical boolean functions

dob

10000000 128

acp

11101010 234

| d|c|p

11111110 254

1 d?c:b

11001010 202

q<sub>v</sub>c<sub>v</sub>p

10010110 150


## X: Crossbar Instructions

- Deposit, Withdraw
- Extract, Expand, Compress
- Swizzle, Select, Shuffle
- Shift
- Shift-Merge
- Rotate
- Wide Switch

#### Crossbar field


\$


■ fsize, shift (or spos/dpos)




#### Crossbar field

withdraw







August 20, 1999

9

## Crossbar extract control

## ■ immediate control fields

2 size

8, 16, 32, or 64 bits


1 saturate

signed, unsigned

◆ 2 round

floor, ceil, zero, even

◆ 2 shift 0-3 bits from right



August 20, 1999

ê

### Crossbar extract

$$rd_i = (ra_{128} \| rb_{128})_{f(rc_{32},i)}, i=0..127$$

extract w/register operand control

### register specifies:

group size and source position destination position fsize field size sodp dssb

signed vs unsigned

(real vs complex)

extract vs merge (or mixed sign)

saturation vs truncation

rounding